drom / logidrom

Related projects: ⓘ

• hgomersall / Veriutils
  Verification Utilities for MyHDL
  ☆17Updated 10 months ago
• Paebbels / PicoBlaze-Library
  The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…
  ☆33Updated 3 years ago
• phanrahan / mantle
  mantle library
  ☆42Updated last year
• wavedrom / zoom
  🔍 Zoomable Waveform viewer for the Web
  ☆43Updated 3 years ago
• VLSI-EDA / PoC-Examples
  This repository contains synthesizable examples which use the PoC-Library.
  ☆33Updated 3 years ago
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆34Updated 3 months ago
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆52Updated 11 months ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆68Updated 2 years ago
• wavedrom / vcd-samples
  sample VCD files
  ☆36Updated 7 months ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆34Updated last year
• Nic30 / sphinx-hwt
  Sphinx extension for visual documentation of hardware written in HWT
  ☆11Updated 3 months ago
• asicsforthemasses / LunaPnR
  LunaPnR is a place and router for integrated circuits
  ☆40Updated last month
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆20Updated 3 years ago
• efabless / sky130_sram_macros_old
  ☆35Updated 2 years ago
• chipsalliance / UHDM-integration-tests
  ☆30Updated 11 months ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆22Updated last year
• tmeissner / libvhdl
  Library of reusable VHDL components
  ☆25Updated 6 months ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated 11 months ago
• abs-tudelft / vhdeps
  VHDL dependency analyzer
  ☆21Updated 4 years ago
• drom / sta
  🕒 Static Timing Analysis diagram renderer
  ☆11Updated 9 months ago
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆34Updated last year
• hdl / constraints
  Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards
  ☆40Updated last week
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆45Updated 6 months ago
• m-kru / fsva
  FuseSoc Verification Automation
  ☆21Updated 2 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆34Updated last year
• mattvenn / gtkwave-python-filter-process
  ☆29Updated 3 years ago
• verilator / verilator_ext_tests
  Extended and external tests for Verilator testing
  ☆14Updated last week
• CESNET / sphinx-vhdl
  ☆20Updated last month