drom / logidrom
Digital Circuit rendering engine
☆37Updated last year
Alternatives and similar repositories for logidrom:
Users that are interested in logidrom are comparing it to the libraries listed below
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- sample VCD files☆36Updated last year
- FuseSoc Verification Automation☆22Updated 2 years ago
- ☆22Updated 7 months ago
- VHDL dependency analyzer☆23Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Wishbone interconnect utilities☆39Updated last month
- ☆31Updated last year
- mantle library☆43Updated 2 years ago
- ☆20Updated 4 years ago
- Extensible FPGA control platform☆59Updated last year
- Small footprint and configurable Inter-Chip communication cores☆56Updated 3 weeks ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆43Updated last week
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆59Updated last year
- Cross EDA Abstraction and Automation☆36Updated last month
- Verification Utilities for MyHDL☆17Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆43Updated 2 years ago
- A padring generator for ASICs☆25Updated last year
- Virtual development board for HDL design☆41Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- GUI editor for hardware description designs☆28Updated last year
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- Generate symbols from HDL components/modules☆20Updated 2 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Updated 9 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago