Digital Circuit rendering engine
☆39Jul 30, 2025Updated 7 months ago
Alternatives and similar repositories for logidrom
Users that are interested in logidrom are comparing it to the libraries listed below
Sorting:
- datasheet generator☆30Jul 18, 2025Updated 7 months ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Nov 23, 2023Updated 2 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- RISCV lock-step checker based on Spike☆14Feb 20, 2026Updated last week
- ArduiPi is a shield for Raspberry Pi that brings Arduino low level extented I/O to Raspberry Pi☆24Mar 22, 2014Updated 11 years ago
- ☆14Updated this week
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆78Jan 2, 2021Updated 5 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆13Jul 7, 2024Updated last year
- SGMII☆13Jul 17, 2014Updated 11 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- ☆16Aug 21, 2023Updated 2 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- ☆16Nov 30, 2025Updated 3 months ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- bit field diagram renderer☆386Feb 22, 2024Updated 2 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago