drom / logidromLinks
Digital Circuit rendering engine
☆39Updated last year
Alternatives and similar repositories for logidrom
Users that are interested in logidrom are comparing it to the libraries listed below
Sorting:
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- FuseSoc Verification Automation☆22Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- mantle library☆44Updated 2 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- Wishbone interconnect utilities☆41Updated 3 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- VHDL dependency analyzer☆23Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆60Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Verification Utilities for MyHDL☆17Updated last year
- ☆36Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆12Updated this week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆43Updated last year
- Export netlists from Yosys to DigitalJS☆50Updated last year
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆19Updated 4 years ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago