Digital Circuit rendering engine
☆40Jul 9, 2026Updated 2 months ago
Alternatives and similar repositories for logidrom
Users that are interested in logidrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- datasheet generator☆31Sep 10, 2026Updated last week
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Aug 27, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 10 months ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- bit field diagram renderer☆394Feb 22, 2024Updated 2 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 3 years ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆28Mar 17, 2026Updated 6 months ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- SGMII☆14Jul 17, 2014Updated 12 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆263Sep 9, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆83Jan 2, 2021Updated 5 years ago
- D3.js and ELK based schematic visualizer☆123May 13, 2026Updated 4 months ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 8 months ago
- Constrained random stimuli generation for C++ and SystemC☆54Nov 29, 2023Updated 2 years ago
- ☆16May 6, 2026Updated 4 months ago
- This repository is a subset of UVVM with Utility library and BFMs, and is intended as a UVVM starting platform for thos who only need the…☆24Nov 28, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Aug 25, 2026Updated 3 weeks ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 4 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 5 years ago
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 3 months ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago