Digital Circuit rendering engine
☆39Mar 31, 2026Updated last month
Alternatives and similar repositories for logidrom
Users that are interested in logidrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- datasheet generator☆30Jul 18, 2025Updated 10 months ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆24Oct 29, 2025Updated 6 months ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 6 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆15Jul 7, 2024Updated last year
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆39Updated this week
- bit field diagram renderer☆392Feb 22, 2024Updated 2 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆19Nov 23, 2023Updated 2 years ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- ☆15May 6, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- ☆27Mar 17, 2026Updated 2 months ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- SGMII☆14Jul 17, 2014Updated 11 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆254May 13, 2026Updated last week
- ☆33Nov 25, 2022Updated 3 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 4 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆78Jan 2, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- D3.js and ELK based schematic visualizer☆119May 13, 2026Updated last week
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 13, 2026Updated last week
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 3 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago