drom / logidromLinks
Digital Circuit rendering engine
☆39Updated last week
Alternatives and similar repositories for logidrom
Users that are interested in logidrom are comparing it to the libraries listed below
Sorting:
- Sphinx Extension which generates various types of diagrams from Verilog code.☆61Updated last year
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Updated 3 years ago
- sample VCD files☆37Updated 3 weeks ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆8Updated 2 months ago
- VHDL dependency analyzer☆23Updated 5 years ago
- ☆38Updated 3 years ago
- 🔍 Zoomable Waveform viewer for the Web☆44Updated 4 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 6 years ago
- D3.js based wave (signal) visualizer☆63Updated last year
- mantle library☆44Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆48Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Verification Utilities for MyHDL☆17Updated last year
- A command-line tool for displaying vcd waveforms.☆59Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 3 months ago
- Library of reusable VHDL components☆28Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 6 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 3 weeks ago
- hardware library for hwt (= ipcore repo)☆41Updated 3 weeks ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆78Updated 2 years ago
- ☆79Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago