Digital Circuit rendering engine
☆40Oct 25, 2026Updated this week
Alternatives and similar repositories for logidrom
Users that are interested in logidrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- datasheet generator☆31Sep 10, 2026Updated last month
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆20Aug 26, 2026Updated 2 months ago
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- impulse is a powerful waveform viewer and analyser tool, helping engineers to comfortably understand and debug complex semiconductor and …☆11Aug 19, 2025Updated last year
- bit field diagram renderer☆394Updated this week
- Verilog netlist parser/database (derived from http://nldb.sourceforge.net)☆13Dec 12, 2014Updated 11 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Oct 16, 2026Updated last week
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 3 years ago
- A header only C++11 library for functional coverage☆35Oct 7, 2026Updated 3 weeks ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- PLY-based parsers.☆11Apr 18, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 5 years ago
- D3.js and ELK based schematic visualizer☆123May 13, 2026Updated 5 months ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 3 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- ☆28Mar 17, 2026Updated 7 months ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- example of python vpi integration☆13Nov 25, 2014Updated 11 years ago
- GUI editor for hardware description designs☆30Sep 14, 2026Updated last month
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆16Oct 5, 2026Updated 3 weeks ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 9 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- A lightweight CANopen controller in VHDL☆13Feb 26, 2025Updated last year
- SGMII☆14Jul 17, 2014Updated 12 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆84Jan 2, 2021Updated 5 years ago