drom / logidromLinks
Digital Circuit rendering engine
☆39Updated 3 weeks ago
Alternatives and similar repositories for logidrom
Users that are interested in logidrom are comparing it to the libraries listed below
Sorting:
- Sphinx Extension which generates various types of diagrams from Verilog code.☆61Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- sample VCD files☆37Updated last month
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Updated 3 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- mantle library☆44Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆78Updated 3 years ago
- VHDL dependency analyzer☆24Updated 5 years ago
- D3.js based wave (signal) visualizer☆63Updated last week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Updated 5 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 4 months ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 6 years ago
- ☆135Updated 8 months ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆16Updated 3 years ago
- A command-line tool for displaying vcd waveforms.☆59Updated last year
- Spen's Official OpenOCD Mirror☆50Updated 5 months ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆48Updated this week
- ☆79Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago