drom / logidrom
Digital Circuit rendering engine
☆38Updated last year
Alternatives and similar repositories for logidrom:
Users that are interested in logidrom are comparing it to the libraries listed below
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week
- Extensible FPGA control platform☆59Updated last year
- VHDL dependency analyzer☆23Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- FuseSoc Verification Automation☆22Updated 2 years ago
- Verification Utilities for MyHDL☆17Updated last year
- Wishbone interconnect utilities☆39Updated 2 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆22Updated this week
- ☆34Updated 5 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- mantle library☆44Updated 2 years ago
- ☆23Updated last week
- Reusable Verilog 2005 components for FPGA designs☆41Updated last month
- sample VCD files☆36Updated last year
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆40Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆41Updated 3 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆32Updated last week
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆59Updated 2 weeks ago
- Library of reusable VHDL components☆28Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago