wavedrom / zoomLinks
🔍 Zoomable Waveform viewer for the Web
☆43Updated 4 years ago
Alternatives and similar repositories for zoom
Users that are interested in zoom are comparing it to the libraries listed below
Sorting:
- Web-based HDL diagramming tool☆79Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- D3.js based wave (signal) visualizer☆63Updated last month
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆50Updated last week
- Scripts to build and use docker images including GHDL☆42Updated 10 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- ☆86Updated last week
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆82Updated 5 years ago
- Digital Circuit rendering engine☆39Updated 2 months ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- sample VCD files☆39Updated 2 weeks ago
- Streaming based VHDL parser.☆84Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- cocotb extension for nMigen☆17Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 8 months ago
- A JSON library implemented in VHDL.☆79Updated 3 years ago
- An abstract language model of VHDL written in Python.☆56Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- CLI for WaveDrom☆62Updated last year
- Generate address space documentation HTML from compiled SystemRDL input☆57Updated 3 weeks ago
- Virtual development board for HDL design☆42Updated 2 years ago
- VHDL String Formatting Library☆25Updated last year
- Simple parser for extracting VHDL documentation☆72Updated last year
- Python script to transform a VCD file to wavedrom format☆80Updated 3 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆61Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆93Updated 11 months ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- datasheet generator☆30Updated 2 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago