🔍 Zoomable Waveform viewer for the Web
☆43Nov 3, 2020Updated 5 years ago
Alternatives and similar repositories for zoom
Users that are interested in zoom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 4 months ago
- datasheet generator☆31Sep 10, 2026Updated last month
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 4 months ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- Cross EDA Abstraction and Automation☆43Updated this week
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 9 months ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 8 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Object Notation for Markup Language☆24Jul 16, 2026Updated 2 months ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Tools to convert Kicad intermediate netlist to HDL block diagram netlist☆12Jul 21, 2016Updated 10 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- VHDL related news.☆27Updated this week
- VHDL-2008 Support Library☆62Oct 11, 2016Updated 9 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- ☆17Apr 20, 2023Updated 3 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- bit field diagram renderer☆394Feb 22, 2024Updated 2 years ago
- Digital Circuit rendering engine☆40Jul 9, 2026Updated 3 months ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 6 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago