Alternatives and similar repositories for zoom:

Users that are interested in zoom are comparing it to the libraries listed below

• davidthings / hdelk
  Web-based HDL diagramming tool
  ☆73Updated last year
• drom / logidrom
  Digital Circuit rendering engine
  ☆36Updated last year
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆47Updated this week
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆41Updated 10 months ago
• VHDL / awesome-vhdl
  A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
  ☆78Updated 4 years ago
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆22Updated last year
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆64Updated last year
• pieter3d / simview
  ☆76Updated 10 months ago
• umarcor / osvb
  Open Source Verification Bundle for VHDL and System Verilog
  ☆43Updated last year
• VHDL / Compliance-Tests
  Tests to evaluate the support of VHDL 2008 and VHDL 2019 features
  ☆29Updated this week
• edaa-org / pyEDAA.IPXACT
  An IP-XACT DOM for IEEE 1685-2014 in Python.
  ☆19Updated 2 weeks ago
• wavedrom / cli
  CLI for WaveDrom
  ☆61Updated 10 months ago
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆22Updated 3 years ago
• m-kru / fsva
  FuseSoc Verification Automation
  ☆22Updated 2 years ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 2 months ago
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆41Updated 2 years ago
• antmicro / cocotb-verilator-build
  ☆26Updated last year
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆75Updated 2 years ago
• bpadalino / vhdl-format
  VHDL String Formatting Library
  ☆24Updated 8 months ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆52Updated this week
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 4 months ago
• andrepool / fli
  Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform
  ☆27Updated 4 years ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆61Updated 11 months ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• dbhi / vboard
  Virtual development board for HDL design
  ☆40Updated last year
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆55Updated last year
• VHDL / news
  VHDL related news.
  ☆25Updated this week
• VHDL / CoreLib
  A VHDL Core Library.
  ☆17Updated 7 years ago
• TerosTechnology / colibri
  ☆17Updated last year
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆38Updated 7 months ago