🔍 Zoomable Waveform viewer for the Web
☆43Nov 3, 2020Updated 5 years ago
Alternatives and similar repositories for zoom
Users that are interested in zoom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 2 months ago
- datasheet generator☆31Jul 18, 2025Updated last year
- Web-based HDL diagramming tool☆85May 1, 2023Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated last month
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Cross EDA Abstraction and Automation☆42Nov 17, 2025Updated 8 months ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 6 months ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Object Notation for Markup Language☆23Updated this week
- GUI for SymbiYosys☆17Updated this week
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Tools to convert Kicad intermediate netlist to HDL block diagram netlist☆12Jul 21, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 3 weeks ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- VHDL related news.☆27Updated this week
- VHDL-2008 Support Library☆62Oct 11, 2016Updated 9 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- ☆17Apr 20, 2023Updated 3 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated 2 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- bit field diagram renderer☆394Feb 22, 2024Updated 2 years ago
- Digital Circuit rendering engine☆40Jul 9, 2026Updated last week
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 6 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago