🔍 Zoomable Waveform viewer for the Web
☆43Nov 3, 2020Updated 5 years ago
Alternatives and similar repositories for zoom
Users that are interested in zoom are comparing it to the libraries listed below
Sorting:
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- datasheet generator☆30Jul 18, 2025Updated 7 months ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 6 months ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated last month
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- ☆17Apr 20, 2023Updated 2 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 5 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 7 months ago
- VHDL-2008 Support Library☆59Oct 11, 2016Updated 9 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 7 years ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year