walkieq / RNN_HLSLinks
An LSTM template and a few examples using Vivado HLS
☆45Updated last year
Alternatives and similar repositories for RNN_HLS
Users that are interested in RNN_HLS are comparing it to the libraries listed below
Sorting:
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆58Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated 11 months ago
- Vitis HLS Library for FINN☆206Updated 3 weeks ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆34Updated 6 years ago
- ☆65Updated 6 years ago
- ☆72Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated 9 months ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 6 years ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- ☆71Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- ☆37Updated 5 months ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago