walkieq / RNN_HLSLinks
An LSTM template and a few examples using Vivado HLS
☆45Updated last year
Alternatives and similar repositories for RNN_HLS
Users that are interested in RNN_HLS are comparing it to the libraries listed below
Sorting:
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- ☆58Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- ☆33Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆71Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆94Updated 11 months ago
- ☆35Updated 2 months ago
- ☆16Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- ☆71Updated 5 years ago
- ☆65Updated 6 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 6 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆31Updated 5 years ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- ☆30Updated 6 months ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago