walkieq / RNN_HLSLinks
An LSTM template and a few examples using Vivado HLS
☆45Updated last year
Alternatives and similar repositories for RNN_HLS
Users that are interested in RNN_HLS are comparing it to the libraries listed below
Sorting:
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆58Updated 5 years ago
- ☆33Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- ☆71Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆65Updated 6 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆30Updated 7 months ago
- ☆94Updated last year
- ☆16Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Open-source of MSD framework☆16Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- ☆71Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 9 months ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 7 months ago
- An FPGA Accelerator for Transformer Inference☆83Updated 3 years ago
- ☆17Updated last month
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year