walkieq / RNN_HLS
An LSTM template and a few examples using Vivado HLS
☆42Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for RNN_HLS
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- ☆70Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- ☆32Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆21Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆29Updated 4 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- ☆60Updated 5 years ago
- ☆55Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- ☆69Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- Verilog implementation of Softmax function☆48Updated 2 years ago
- ☆83Updated 5 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Models and examples built with hls4ml☆12Updated 4 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆44Updated 9 months ago
- Library of approximate arithmetic circuits☆51Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago