walkieq / RNN_HLSLinks
An LSTM template and a few examples using Vivado HLS
☆45Updated last year
Alternatives and similar repositories for RNN_HLS
Users that are interested in RNN_HLS are comparing it to the libraries listed below
Sorting:
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Vitis HLS Library for FINN☆206Updated last month
- ☆60Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 4 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated 10 months ago
- ☆34Updated 6 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- ☆72Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- ☆66Updated 6 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆38Updated 4 years ago
- Library of approximate arithmetic circuits☆55Updated 3 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- ☆116Updated 5 years ago
- ☆90Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 6 months ago