HirokiNakahara / FPGA_lectureLinks
Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.
☆28Updated 4 years ago
Alternatives and similar repositories for FPGA_lecture
Users that are interested in FPGA_lecture are comparing it to the libraries listed below
Sorting:
- 10G Ethernet MAC implementation☆21Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆162Updated 2 months ago
- Board files to build Ultra 96 PYNQ image☆156Updated 7 months ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆354Updated last year
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 5 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Updated 5 years ago
- ☆58Updated 5 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆105Updated 6 months ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆181Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆105Updated 2 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated 9 months ago
- PYNQ-Z1 board files for Vivado☆34Updated 3 years ago
- Original FPGA platform☆68Updated this week
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- ☆30Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Caffe to VHDL☆67Updated 5 years ago
- ☆118Updated 4 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- PYNQ Composabe Overlays☆73Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated 2 years ago
- ☆28Updated 7 years ago
- Basic Common Modules☆43Updated 2 months ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 5 years ago