HirokiNakahara / FPGA_lecture
Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.
☆26Updated 3 years ago
Alternatives and similar repositories for FPGA_lecture:
Users that are interested in FPGA_lecture are comparing it to the libraries listed below
- 10G Ethernet MAC implementation☆21Updated 4 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆102Updated 3 weeks ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆39Updated 3 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 4 years ago
- Original FPGA platform☆57Updated this week
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Updated 4 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆151Updated 3 months ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆98Updated 2 years ago
- PYNQ-Z1 board files for Vivado☆34Updated 3 years ago
- autonomous driving contest reference kit☆10Updated 3 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆101Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 4 years ago
- ☆83Updated 8 months ago
- FPGA Magazine No.18 - RISC-V☆17Updated 7 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated 9 months ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆59Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆154Updated 2 months ago
- Basic Common Modules☆37Updated 2 months ago
- ☆53Updated 2 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆129Updated last year
- Introductory examples for using PYNQ with Alveo☆51Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆25Updated 8 years ago
- RISC-V RV32IMAFC Core for MCU☆36Updated 2 weeks ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆180Updated 5 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 8 years ago