sharc-lab / gnn-builderLinks
An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization
☆23Updated last year
Alternatives and similar repositories for gnn-builder
Users that are interested in gnn-builder are comparing it to the libraries listed below
Sorting:
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆72Updated 2 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- ☆15Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆30Updated 2 years ago
- ☆20Updated last year
- NeuraChip Accelerator Simulator☆15Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- ☆24Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆34Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆71Updated 7 months ago
- ☆17Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- HW accelerator mapping optimization framework for in-memory computing☆25Updated 5 months ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 7 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆45Updated 2 weeks ago
- ☆72Updated 2 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 3 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- ☆32Updated last year