sharc-lab / gnn-builder
An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization
☆20Updated 4 months ago
Alternatives and similar repositories for gnn-builder:
Users that are interested in gnn-builder are comparing it to the libraries listed below
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- ☆16Updated 6 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- ☆16Updated last year
- ☆9Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆71Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆56Updated 3 years ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 2 months ago
- An HBM FPGA based SpMV Accelerator☆12Updated 6 months ago
- ☆23Updated 4 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆89Updated 6 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 8 months ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated 11 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆9Updated last month
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆48Updated this week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ☆29Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆19Updated 11 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 8 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆60Updated 2 months ago
- ☆11Updated last year