Fast inference of Boosted Decision Trees in FPGAs
☆57Jan 28, 2026Updated last month
Alternatives and similar repositories for conifer
Users that are interested in conifer are comparing it to the libraries listed below
Sorting:
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆39Jul 23, 2025Updated 7 months ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 3 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Feb 4, 2021Updated 5 years ago
- Tutorial notebooks for hls4ml☆407Feb 23, 2026Updated last week
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆178Feb 19, 2026Updated last week
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- Vitis HLS Library for FINN☆215Updated this week
- Machine learning on FPGAs using HLS☆1,812Updated this week
- ☆13Oct 26, 2023Updated 2 years ago
- Dataflow compiler for QNN inference on FPGAs☆945Updated this week
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- ☆12Jan 22, 2022Updated 4 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 3 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jan 27, 2023Updated 3 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆56Feb 9, 2024Updated 2 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- IPbus Builder Tool☆14Feb 22, 2026Updated last week
- Official implementation for Wavelet Feature Maps Compression for Image-to-Image CNNs, NeurIPS 2022.☆37Oct 12, 2022Updated 3 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆19Jan 21, 2022Updated 4 years ago
- Pruning methods for pytorch with an optimizer-like interface☆15Apr 14, 2020Updated 5 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Pytorch implementation of our paper accepted by NeurIPS 2022 -- Learning Best Combination for Efficient N:M Sparsity☆22Jan 13, 2023Updated 3 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆18Feb 4, 2026Updated 3 weeks ago
- Train and deploy LUT-based neural networks on FPGAs☆107Jun 12, 2024Updated last year
- HLS & hls4ml Tutorial☆15Aug 5, 2020Updated 5 years ago
- ☆15Jun 24, 2025Updated 8 months ago
- ☆18Jan 22, 2025Updated last year
- List of CMYK Images in ILSVRC Training Set☆16Aug 31, 2015Updated 10 years ago
- ☆65May 6, 2020Updated 5 years ago
- ☆37Jun 1, 2022Updated 3 years ago
- Training with Block Minifloat number representation☆18May 2, 2021Updated 4 years ago