Fast inference of Boosted Decision Trees in FPGAs
☆57Jan 28, 2026Updated last month
Alternatives and similar repositories for conifer
Users that are interested in conifer are comparing it to the libraries listed below
Sorting:
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆39Mar 13, 2026Updated last week
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- Tutorial notebooks for hls4ml☆419Updated this week
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 3 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Decision Trees Inference☆14Apr 25, 2018Updated 7 years ago
- Machine learning on FPGAs using HLS☆1,862Updated this week
- Dataflow compiler for QNN inference on FPGAs☆954Updated this week
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- Vitis HLS Library for FINN☆216Feb 25, 2026Updated 3 weeks ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- ☆12Jan 22, 2022Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- IPbus Builder Tool☆15Mar 5, 2026Updated 2 weeks ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Feb 9, 2024Updated 2 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Training with Block Minifloat number representation☆18May 2, 2021Updated 4 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆18Feb 4, 2026Updated last month
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Nov 23, 2021Updated 4 years ago
- Pruning methods for pytorch with an optimizer-like interface☆15Apr 14, 2020Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆107Jan 17, 2026Updated 2 months ago
- The Riallto Open Source Project from AMD☆85Apr 10, 2025Updated 11 months ago
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆25Jan 7, 2026Updated 2 months ago
- A collection of tutorials for the fpgaConvNet framework.☆48Sep 20, 2024Updated last year
- Successfully training approximations to full-rank matrices for efficiency in deep learning.☆17Jan 5, 2021Updated 5 years ago
- Library for getting your data into HEPData☆17Mar 6, 2026Updated 2 weeks ago
- ☆37Jun 1, 2022Updated 3 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- ☆18Jan 21, 2026Updated 2 months ago
- Linux UIO Library in Rust☆20Updated this week
- ☆65May 6, 2020Updated 5 years ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- ☆26Mar 1, 2024Updated 2 years ago
- PYNQ-Z1 Compatible Python helper functions for AXI UARTLITE IP Core of Xilinx☆12Jun 16, 2021Updated 4 years ago