thesps / coniferLinks
Fast inference of Boosted Decision Trees in FPGAs
☆55Updated last week
Alternatives and similar repositories for conifer
Users that are interested in conifer are comparing it to the libraries listed below
Sorting:
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- ☆58Updated 5 years ago
- NeuraLUT-Assemble☆38Updated last week
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- ☆34Updated 5 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆15Updated last month
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆32Updated last month
- Vitis HLS Library for FINN☆206Updated 3 weeks ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆23Updated 2 years ago
- ☆30Updated 6 years ago
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆26Updated last month
- Models and examples built with hls4ml☆12Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated 9 months ago
- PYNQ Composabe Overlays☆73Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- Open-Source HLS Examples for Microchip FPGAs☆46Updated last month
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- Next generation CGRA generator☆113Updated this week
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆48Updated 8 months ago