Stuart0l / BNNLinks
HLS code for a BNN accelerator
☆16Updated 6 years ago
Alternatives and similar repositories for BNN
Users that are interested in BNN are comparing it to the libraries listed below
Sorting:
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 6 months ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆183Updated last year
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- 中文:☆101Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆188Updated 7 years ago
- FPGA☆158Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 5 years ago
- ☆47Updated 7 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆105Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆156Updated 2 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆77Updated 2 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 5 years ago