Stuart0l / BNN
HLS code for a BNN accelerator
☆16Updated 6 years ago
Alternatives and similar repositories for BNN
Users that are interested in BNN are comparing it to the libraries listed below
Sorting:
- A DNN Accelerator implemented with RTL.☆63Updated 4 months ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- ☆110Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆81Updated 3 years ago
- ☆89Updated 5 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆51Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago
- 中文:☆98Updated 5 years ago
- ☆26Updated 2 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆159Updated 5 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆79Updated 3 years ago