Stuart0l / BNNLinks
HLS code for a BNN accelerator
☆16Updated 6 years ago
Alternatives and similar repositories for BNN
Users that are interested in BNN are comparing it to the libraries listed below
Sorting:
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- 中文：☆101Updated 5 years ago
- ☆46Updated 7 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- ☆111Updated 4 years ago
- Vitis AI Lab: MNIST classifier☆18Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- ☆26Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago