Stuart0l / BNNLinks
HLS code for a BNN accelerator
☆17Updated 7 years ago
Alternatives and similar repositories for BNN
Users that are interested in BNN are comparing it to the libraries listed below
Sorting:
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆69Updated last year
- The second place winner for DAC-SDC 2020☆99Updated 3 years ago
- 中文:☆108Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆89Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆197Updated 8 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Updated 5 years ago
- ☆124Updated 5 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆76Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- FPGA☆159Updated last year
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- Some attempts to build CNN on PYNQ.☆25Updated 6 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆228Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆179Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆242Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 4 years ago
- ☆100Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆180Updated 6 years ago
- ☆48Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Updated 8 years ago