os-hxfan / BayesNN_FPGA
FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.
☆20Updated last year
Related projects ⓘ
Alternatives and complementary repositories for BayesNN_FPGA
- ☆24Updated 8 months ago
- ☆24Updated 2 weeks ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆70Updated last year
- ☆20Updated 2 years ago
- ☆69Updated 4 years ago
- ☆55Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆17Updated 8 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 4 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆112Updated last year
- ☆32Updated 5 years ago
- Approximate layers - TensorFlow extension☆26Updated 7 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated 11 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆34Updated 4 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆44Updated 9 months ago
- Open-source of MSD framework☆14Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated last week
- Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi…☆32Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆19Updated this week
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- ☆30Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- ☆33Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆32Updated 2 months ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago