os-hxfan / BayesNN_FPGALinks
FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.
☆25Updated last year
Alternatives and similar repositories for BayesNN_FPGA
Users that are interested in BayesNN_FPGA are comparing it to the libraries listed below
Sorting:
- ☆30Updated 9 months ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- ☆58Updated 5 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆71Updated 5 years ago
- ☆72Updated 2 years ago
- ☆34Updated 6 years ago
- ☆36Updated 4 months ago
- ☆35Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆57Updated last month
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆23Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 4 months ago
- Open-source of MSD framework☆16Updated last year
- ☆28Updated 4 months ago
- ☆41Updated last year
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- ☆25Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆87Updated 2 months ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 5 years ago
- ☆16Updated 4 years ago