os-hxfan / BayesNN_FPGALinks
FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.
☆26Updated 2 years ago
Alternatives and similar repositories for BayesNN_FPGA
Users that are interested in BayesNN_FPGA are comparing it to the libraries listed below
Sorting:
- ☆58Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆31Updated 9 months ago
- ☆72Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- ☆25Updated 2 years ago
- ☆71Updated 5 years ago
- ☆28Updated 5 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆23Updated 2 years ago
- ☆35Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- ☆34Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆39Updated last week
- Open-source of MSD framework☆16Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆102Updated 4 months ago
- NeuraLUT-Assemble☆40Updated 2 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆151Updated this week
- ☆37Updated 5 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆26Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago