os-hxfan / BayesNN_FPGALinks
FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.
☆26Updated 2 years ago
Alternatives and similar repositories for BayesNN_FPGA
Users that are interested in BayesNN_FPGA are comparing it to the libraries listed below
Sorting:
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- ☆71Updated 5 years ago
- ☆59Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆72Updated 2 years ago
- ☆36Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆35Updated 6 years ago
- ☆35Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆52Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆86Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆59Updated 3 months ago
- ☆29Updated 6 months ago
- ☆32Updated 11 months ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago
- ☆41Updated last year
- ☆37Updated 6 months ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- ☆17Updated 4 years ago
- ☆24Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆65Updated 3 weeks ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago