os-hxfan / BayesNN_FPGA
FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.
☆22Updated last year
Alternatives and similar repositories for BayesNN_FPGA:
Users that are interested in BayesNN_FPGA are comparing it to the libraries listed below
- ☆27Updated 3 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆25Updated 2 months ago
- ☆69Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆32Updated 4 years ago
- ☆39Updated 7 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆46Updated last year
- ☆56Updated 4 years ago
- Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi…☆34Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆71Updated 2 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year
- An LSTM template and a few examples using Vivado HLS☆44Updated 9 months ago
- ☆25Updated 10 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆28Updated 7 months ago
- ☆50Updated 2 weeks ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆28Updated 3 weeks ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆121Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 5 months ago
- ☆22Updated 2 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated 10 months ago
- ☆33Updated 3 weeks ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- Approximate layers - TensorFlow extension☆27Updated 9 months ago
- Implementation of Microscaling data formats in SystemVerilog.☆14Updated 5 months ago