os-hxfan / BayesNN_FPGALinks
FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.
☆26Updated 2 years ago
Alternatives and similar repositories for BayesNN_FPGA
Users that are interested in BayesNN_FPGA are comparing it to the libraries listed below
Sorting:
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- ☆64Updated 5 years ago
- ☆32Updated last year
- ☆71Updated 5 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Updated last year
- ☆72Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆96Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 10 months ago
- ☆35Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 5 years ago
- ☆35Updated 6 years ago
- ☆32Updated 9 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Updated last year
- ☆82Updated 2 weeks ago
- ☆36Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- NeuraLUT-Assemble☆46Updated 4 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- ☆39Updated last week
- ☆42Updated last year
- Stochastic Computing for Deep Neural Networks☆33Updated 5 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 6 years ago
- c++ version of ViT☆12Updated 3 years ago
- ☆26Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago