os-hxfan / BayesNN_FPGA
FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.
☆20Updated last year
Related projects ⓘ
Alternatives and complementary repositories for BayesNN_FPGA
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆24Updated this week
- Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi…☆32Updated last year
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆110Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆17Updated 8 months ago
- ☆55Updated 4 years ago
- ☆24Updated 7 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated 11 months ago
- ☆69Updated last year
- ☆69Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆30Updated 4 years ago
- Approximate layers - TensorFlow extension☆26Updated 6 months ago
- ☆19Updated last year
- ☆33Updated 4 months ago
- ☆32Updated 5 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆16Updated this week
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆12Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 3 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆31Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆30Updated last month
- Docker container with tools for the Timeloop/Accelergy tutorial☆23Updated 6 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆66Updated 3 months ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago