mc-imperial / multicore-test-harness

Related projects: ⓘ

• fpgasystems / fpga-hyperloglog
  FPGA-based HyperLogLog Accelerator
  ☆12Updated 4 years ago
• johnwickerson / memalloy
  Memory consistency modelling using Alloy
  ☆28Updated 3 years ago
• NVlabs / litmustestgen
  Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)
  ☆15Updated 7 months ago
• mattsinc / heterosync
  HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs
  ☆27Updated last year
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆32Updated 2 years ago
• caparrov / ERM
  Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter
  ☆17Updated 7 years ago
• NVlabs / ptxmemorymodel
  ☆44Updated 5 years ago
• t-crest / patmos-benchmarks
  A collection of benchmarks and tests for the Patmos processor and compiler
  ☆16Updated 2 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆27Updated last year
• spcl / haystack
  Haystack is an analytical cache model that given a program computes the number of cache misses.
  ☆42Updated 5 years ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆20Updated last year
• David-Durst / embeddedHaskellAetherling
  ☆24Updated last year
• IntelLabs / iHRC
  Intel Heterogeneous Research Compiler (iHRC)
  ☆25Updated last year
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆38Updated 3 months ago
• sderek / CUDAAdvisor
  CUDAAdvisor: a GPU profiling tool
  ☆48Updated 6 years ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆22Updated 4 months ago
• ychen306 / vegen
  ☆26Updated last year
• mangpo / swizzle-inventor
  A framework that helps implementing swizzle GPU kernels
  ☆38Updated 4 years ago
• SwarmArch / T4
  Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"
  ☆27Updated 2 years ago
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆29Updated 4 months ago
• ysshao / WIICA
  Workload ISA-Independent Characterization of Applications
  ☆11Updated 7 years ago
• MPACT-ORG / mpact-compiler
  Retargetable ML compilers for the twenty-first century!
  ☆12Updated last week
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated 3 weeks ago
• opencompl / dyn-dialect
  A repository to test dialects defined dynamically.
  ☆12Updated last year
• exabounds / ibm-pisa
  IBM Platform-Independent Software Analysis
  ☆14Updated 6 years ago
• hadibrais / archsim
  A survey on architectural simulators focused on CPU caches.
  ☆15Updated 4 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆22Updated this week
• jianyicheng / iiProver
  An LLVM pass to prove that an II works for the given loop for Vitis HLS
  ☆11Updated 3 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆21Updated 7 years ago
• vegaluisjose / vast
  Verilog AST
  ☆19Updated 9 months ago