A multicore microprocessor test harness for measuring interference
☆14Apr 16, 2020Updated 6 years ago
Alternatives and similar repositories for multicore-test-harness
Users that are interested in multicore-test-harness are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- A suite of tools for Petri Nets☆14Oct 26, 2022Updated 3 years ago
- Freud, a tool to create Performance Annotations for C/C++ programs☆22Jul 18, 2024Updated last year
- The C4 Concurrent C Fuzzer☆15Nov 2, 2023Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆16Apr 13, 2018Updated 8 years ago
- Katamaran is a semi-automated separation logic verifier for the Sail specification language. It works on an embedded version of Sail call…☆20Updated this week
- OFS Platform Components☆19May 28, 2025Updated last year
- Multi-core Window-Based Stream Processing Engine☆74Oct 20, 2021Updated 4 years ago
- Pannotia v0.9 is a suite of OpenCL graph applications☆25Sep 13, 2017Updated 8 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆24Oct 25, 2023Updated 2 years ago
- A simple VM to play with OSR in LLVM☆16Jun 11, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of Microscaling data formats in SystemVerilog.☆33Jul 6, 2025Updated last year
- ☆14Jul 6, 2023Updated 3 years ago
- Efficient Path Profiling using LLVM☆19Oct 25, 2017Updated 8 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆36Nov 7, 2024Updated last year
- ☆12Jul 3, 2019Updated 7 years ago
- Lock-free elimination back-off stack☆13Jan 6, 2022Updated 4 years ago
- This CLI tool and Python3 module collects the current system state for documentation☆27Apr 9, 2026Updated 3 months ago
- ssmem is a simple object-based memory allocator with epoch-based garbage collection☆36Jun 8, 2016Updated 10 years ago
- Source code of our implementation of the concurrent RMA☆12May 23, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆26Apr 21, 2020Updated 6 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 2 months ago
- A database with automatic dynamic imputation of missing values.☆11Nov 2, 2017Updated 8 years ago
- Explainable machine learning☆17Mar 17, 2019Updated 7 years ago
- Simple zettelkasten mode for emacs. Mirror of https://sr.ht/~ymherklotz/emacs-zettelkasten/☆60Mar 22, 2025Updated last year
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated 5 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- Swan Benchmark Suite☆13Sep 17, 2025Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Roll your own IRC bot (2019 version) https://wiki.haskell.org/Roll_your_own_IRC_bot☆16Apr 11, 2024Updated 2 years ago
- ☆14Oct 26, 2023Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated 2 years ago
- Stream processing engine☆13Apr 7, 2021Updated 5 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- An Org Mode export backend for ConTeXt☆15Apr 16, 2022Updated 4 years ago
- A Memory-efficient Graph Store for Interactive Queries☆13Sep 1, 2021Updated 4 years ago