Alternatives and similar repositories for multicore-test-harness

Users that are interested in multicore-test-harness are comparing it to the libraries listed below

• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• PrincetonUniversity / SCAF
  A Speculation-Aware Collaborative Dependence Analysis Framework
  ☆28Updated last year
• johnwickerson / memalloy
  Memory consistency modelling using Alloy
  ☆31Updated 4 years ago
• soarlab / FPTuner
  Rigorous Floating-Point Mixed-Precision Tuner
  ☆16Updated 5 years ago
• jianyicheng / iiProver
  An LLVM pass to prove that an II works for the given loop for Vitis HLS
  ☆11Updated 4 years ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 2 years ago
• fpgasystems / fpga-hyperloglog
  FPGA-based HyperLogLog Accelerator
  ☆12Updated 5 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 8 years ago
• David-Durst / embeddedHaskellAetherling
  ☆26Updated 2 years ago
• SwarmArch / T4
  Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"
  ☆28Updated 3 years ago
• spcl / haystack
  Haystack is an analytical cache model that given a program computes the number of cache misses.
  ☆46Updated 6 years ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆13Updated 4 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆22Updated 6 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated 2 months ago
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆19Updated 2 weeks ago
• jackwadden / VASim
  VASim is a virtual homogeneous non-deterministic finite automata automata simulator and transformation tool. VASim can parse, transform, …
  ☆36Updated last year
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆15Updated last week
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆31Updated last year
• mangpo / swizzle-inventor
  A framework that helps implementing swizzle GPU kernels
  ☆42Updated 5 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• ychen306 / vegen
  ☆31Updated 2 years ago
• SamAinsworth / reproduce-cgo2017-paper
  Artifact Evaluation Reproduction for "Software Prefetching for Indirect Memory Accesses", CGO 2017, using CK.
  ☆41Updated 3 years ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• booksim / netrace
  Netrace: a network packet trace reader
  ☆13Updated 11 years ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆87Updated 5 months ago
• PrincetonUniversity / cpf
  Collaborative Parallelization Framework (CPF)
  ☆32Updated 2 years ago
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated last year
• sstsimulator / sst-tutorials
  Tutorial Material from the SST Team
  ☆22Updated last month
• HEAPLab / TAFFO
  Tuning Assistant for Floating point to Fixed point Optimization
  ☆20Updated 3 years ago