mc-imperial / multicore-test-harnessLinks
A multicore microprocessor test harness for measuring interference
☆14Updated 5 years ago
Alternatives and similar repositories for multicore-test-harness
Users that are interested in multicore-test-harness are comparing it to the libraries listed below
Sorting:
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- RTLCheck☆22Updated 6 years ago
- A Speculation-Aware Collaborative Dependence Analysis Framework☆28Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- Memory consistency modelling using Alloy☆31Updated 4 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆13Updated 2 years ago
- Rigorous Floating-Point Mixed-Precision Tuner☆15Updated 5 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 6 years ago
- compiling DSLs to high-level hardware instructions☆23Updated 2 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 5 years ago
- FPGA synthesis tool powered by program synthesis☆51Updated last month
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls☆11Updated 5 months ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 2 weeks ago
- Retargetable ML compilers for the twenty-first century!☆13Updated 4 months ago
- Netrace: a network packet trace reader☆13Updated 11 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆29Updated 3 years ago
- ☆20Updated 5 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated last month
- VASim is a virtual homogeneous non-deterministic finite automata automata simulator and transformation tool. VASim can parse, transform, …☆36Updated last year
- Chisel library for Unum Type-III Posit Arithmetic☆39Updated 4 months ago
- Verilog AST☆21Updated last year
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- A false sharing detection and repair tool☆14Updated 6 years ago