mc-imperial / multicore-test-harnessLinks
A multicore microprocessor test harness for measuring interference
☆14Updated 5 years ago
Alternatives and similar repositories for multicore-test-harness
Users that are interested in multicore-test-harness are comparing it to the libraries listed below
Sorting:
- ☆30Updated 2 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A Speculation-Aware Collaborative Dependence Analysis Framework☆28Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- RTLCheck☆22Updated 6 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆13Updated 2 years ago
- Rigorous Floating-Point Mixed-Precision Tuner☆14Updated 5 years ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 5 years ago
- FPGA synthesis tool powered by program synthesis☆51Updated last week
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- BTOR2 MLIR project☆26Updated last year
- Memory consistency modelling using Alloy☆29Updated 4 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 7 months ago
- SST Architectural Simulation Components and Libraries☆96Updated last week
- VASim is a virtual homogeneous non-deterministic finite automata automata simulator and transformation tool. VASim can parse, transform, …☆36Updated last year
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated last week
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Updated 8 years ago
- ESESC: A Fast Multicore Simulator☆137Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- ☆64Updated 6 years ago
- A translation validation framework for MLIR☆87Updated 3 months ago
- A framework that helps implementing swizzle GPU kernels☆42Updated 5 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls☆11Updated 4 months ago
- Tutorial Material from the SST Team☆21Updated last month