mc-imperial / multicore-test-harnessLinks
A multicore microprocessor test harness for measuring interference
☆14Updated 5 years ago
Alternatives and similar repositories for multicore-test-harness
Users that are interested in multicore-test-harness are comparing it to the libraries listed below
Sorting:
- A Speculation-Aware Collaborative Dependence Analysis Framework☆27Updated last year
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆13Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls☆12Updated 3 months ago
- ☆31Updated 3 years ago
- RTLCheck☆23Updated 7 years ago
- Rigorous Floating-Point Mixed-Precision Tuner☆16Updated 5 years ago
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- Memory consistency modelling using Alloy☆31Updated 5 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- ☆40Updated 3 years ago
- Tuning Assistant for Floating point to Fixed point Optimization☆19Updated 3 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated last year
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- A false sharing detection and repair tool☆14Updated 6 years ago
- A Hardware Pipeline Description Language☆49Updated 5 months ago
- ☆11Updated 3 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 8 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 9 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Updated 4 years ago
- ☆40Updated 4 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 5 years ago
- Collaborative Parallelization Framework (CPF)☆31Updated 2 years ago
- ☆21Updated 5 years ago
- ☆30Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 3 months ago
- ☆68Updated 6 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 6 years ago
- A translation validation framework for MLIR☆89Updated 9 months ago