Xilinx / brevitas-radioml-challenge-21Links
☆16Updated 4 years ago
Alternatives and similar repositories for brevitas-radioml-challenge-21
Users that are interested in brevitas-radioml-challenge-21 are comparing it to the libraries listed below
Sorting:
- Generate an FPGA design for a TWN☆10Updated 6 years ago
- Classify modulation of signals☆15Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- ☆109Updated 6 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆70Updated 5 years ago
- ☆63Updated 5 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆57Updated 2 weeks ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆18Updated 3 years ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆28Updated last month
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Updated last year
- ☆23Updated 3 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Updated 11 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆101Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- UCSD CSE 237D Spring '20 Course Project☆18Updated 2 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- ☆12Updated 5 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆26Updated 2 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆26Updated 2 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Updated 3 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- ☆10Updated last year
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆47Updated 2 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago