AlexMontgomerie / fpgaconvnet-modelLinks
Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.
☆29Updated 6 months ago
Alternatives and similar repositories for fpgaconvnet-model
Users that are interested in fpgaconvnet-model are comparing it to the libraries listed below
Sorting:
- ☆30Updated 6 months ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆32Updated 2 months ago
- ☆58Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆42Updated last year
- PYNQ Composabe Overlays☆72Updated 11 months ago
- ☆71Updated 2 years ago
- ☆94Updated 11 months ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 6 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆65Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- ☆23Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆56Updated 4 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆79Updated 2 weeks ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- ☆10Updated 6 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆36Updated 2 weeks ago