AlexMontgomerie / fpgaconvnet-model
Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.
☆27Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for fpgaconvnet-model
- ☆24Updated 2 weeks ago
- A collection of tutorials for the fpgaConvNet framework.☆32Updated 2 months ago
- ☆70Updated last year
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆34Updated last year
- An LSTM template and a few examples using Vivado HLS☆42Updated 6 months ago
- ☆55Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆25Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Verilog implementation of Softmax function☆48Updated 2 years ago
- ☆83Updated 5 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- ☆3Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- ☆20Updated 2 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- PYNQ Composabe Overlays☆67Updated 5 months ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- ☆13Updated 4 years ago
- ☆60Updated 5 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆44Updated 9 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- ☆32Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago