AlexMontgomerie / fpgaconvnet-modelLinks
Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.
☆30Updated last year
Alternatives and similar repositories for fpgaconvnet-model
Users that are interested in fpgaconvnet-model are comparing it to the libraries listed below
Sorting:
- Train and deploy LUT-based neural networks on FPGAs☆102Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆60Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- ☆63Updated 5 years ago
- ☆72Updated 2 years ago
- NeuraLUT-Assemble☆43Updated 3 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated this week
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆47Updated 2 years ago
- ☆32Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- ☆35Updated 6 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Verilog implementation of Softmax function☆77Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Vitis HLS Library for FINN☆210Updated 2 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- ☆22Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆60Updated 3 years ago
- ☆31Updated 8 months ago
- Library of approximate arithmetic circuits☆61Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- ☆16Updated 6 years ago
- ☆38Updated 8 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 2 weeks ago