AlexMontgomerie / fpgaconvnet-model
Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.
☆28Updated 3 months ago
Alternatives and similar repositories for fpgaconvnet-model:
Users that are interested in fpgaconvnet-model are comparing it to the libraries listed below
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 5 months ago
- ☆27Updated 3 months ago
- ☆71Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆28Updated 4 years ago
- ☆56Updated 4 years ago
- ☆83Updated 8 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆56Updated 3 years ago
- PYNQ Composabe Overlays☆70Updated 8 months ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆46Updated last year
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆38Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 4 years ago
- ☆62Updated 6 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆18Updated 10 months ago
- Hardware accelerator for convolutional neural networks☆36Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆44Updated 9 months ago
- ☆10Updated 3 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆14Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆12Updated 4 years ago
- ☆22Updated 2 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆18Updated 11 months ago
- ☆33Updated this week