AlexMontgomerie / fpgaconvnet-modelLinks
Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.
☆30Updated 9 months ago
Alternatives and similar repositories for fpgaconvnet-model
Users that are interested in fpgaconvnet-model are comparing it to the libraries listed below
Sorting:
- A collection of tutorials for the fpgaConvNet framework.☆45Updated 11 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- ☆58Updated 5 years ago
- ☆72Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- NeuraLUT-Assemble☆38Updated last week
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- ☆31Updated 9 months ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆46Updated last year
- Vitis HLS Library for FINN☆206Updated 3 weeks ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- ☆34Updated 6 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 4 years ago
- ☆23Updated 2 years ago
- ☆65Updated 6 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- ☆28Updated 5 months ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆17Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago