AlexMontgomerie / fpgaconvnet-modelLinks
Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.
☆29Updated 8 months ago
Alternatives and similar repositories for fpgaconvnet-model
Users that are interested in fpgaconvnet-model are comparing it to the libraries listed below
Sorting:
- ☆30Updated 8 months ago
- A collection of tutorials for the fpgaConvNet framework.☆42Updated 9 months ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- ☆71Updated 2 years ago
- ☆58Updated 5 years ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 3 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆43Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆33Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- ☆23Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 6 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆38Updated this week
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- ☆8Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆16Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- PYNQ Composabe Overlays☆73Updated last year
- ☆24Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 6 months ago