AlexMontgomerie / fpgaconvnet-modelView external linksLinks
Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.
☆32Nov 7, 2024Updated last year
Alternatives and similar repositories for fpgaconvnet-model
Users that are interested in fpgaconvnet-model are comparing it to the libraries listed below
Sorting:
- ☆13Oct 26, 2023Updated 2 years ago
- ☆31Nov 7, 2024Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆32Sep 4, 2023Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆50Jan 12, 2026Updated last month
- A collection of tutorials for the fpgaConvNet framework.☆49Sep 20, 2024Updated last year
- Fast Floating Point Operators for High Level Synthesis☆23Feb 23, 2023Updated 2 years ago
- NeuraLUT-Assemble☆47Aug 20, 2025Updated 5 months ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated last year
- ☆10Nov 27, 2024Updated last year
- Official implementation for Wavelet Feature Maps Compression for Image-to-Image CNNs, NeurIPS 2022.☆37Oct 12, 2022Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆32Oct 24, 2023Updated 2 years ago
- A multicore microprocessor test harness for measuring interference☆14Apr 16, 2020Updated 5 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆243Aug 26, 2025Updated 5 months ago
- ☆16Apr 13, 2018Updated 7 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Jun 12, 2024Updated last year
- ☆65May 6, 2020Updated 5 years ago
- Static Block Floating Point Quantization for CNN☆37Jun 9, 2021Updated 4 years ago
- ☆16Apr 10, 2023Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Jul 4, 2019Updated 6 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆181Aug 16, 2025Updated 6 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 7, 2025Updated 4 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Oct 6, 2019Updated 6 years ago
- ☆19Mar 17, 2021Updated 4 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Feb 9, 2024Updated 2 years ago
- ☆19Mar 16, 2022Updated 3 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆24Nov 8, 2024Updated last year
- Vitis HLS Library for FINN☆214Updated this week
- Kria Vitis platforms and overlays☆112May 17, 2025Updated 8 months ago
- ☆28Nov 5, 2021Updated 4 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆27Aug 15, 2023Updated 2 years ago