junwha / MNIST-FPGA-AccelaratorLinks
MNIST accelerator using binary qunatization on Xilinx pynq-z2
☆14Updated last year
Alternatives and similar repositories for MNIST-FPGA-Accelarator
Users that are interested in MNIST-FPGA-Accelarator are comparing it to the libraries listed below
Sorting:
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆121Updated 4 months ago
- AMD University Program HLS tutorial☆121Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆169Updated last month
- verilog实现TPU中的脉动阵列计算卷积的module☆143Updated 7 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆158Updated 9 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆103Updated last month
- IC implementation of Systolic Array for TPU☆311Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆71Updated last month
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆177Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆109Updated 5 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆212Updated 6 years ago
- IC implementation of TPU☆140Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆70Updated 5 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆163Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆196Updated 7 years ago
- DRA+RISC-V Exploration Framework☆18Updated last year
- C API drivers for PYNQ FPGA board☆41Updated 2 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆112Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆223Updated last month
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆204Updated 5 years ago
- Verilog implementation of Softmax function☆77Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆148Updated last week
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆213Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 3 months ago
- An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.☆27Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆171Updated last year
- Source Code for training and evaluating BranchNet models for branch prediction☆41Updated 5 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆139Updated 10 months ago
- ☆123Updated 5 years ago