junwha / MNIST-FPGA-AccelaratorLinks
MNIST accelerator using binary qunatization on Xilinx pynq-z2
☆14Updated last year
Alternatives and similar repositories for MNIST-FPGA-Accelarator
Users that are interested in MNIST-FPGA-Accelarator are comparing it to the libraries listed below
Sorting:
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆116Updated 3 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆163Updated last week
- AMD University Program HLS tutorial☆118Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago
- Vitis HLS Library for FINN☆208Updated last month
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆134Updated 8 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆158Updated this week
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆91Updated 4 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆180Updated 11 months ago
- Small-scale Tensor Processing Unit built on an FPGA☆206Updated 6 years ago
- ☆120Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- Train and deploy LUT-based neural networks on FPGAs☆100Updated last year
- IC implementation of Systolic Array for TPU☆290Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- Library of approximate arithmetic circuits☆56Updated 3 years ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆77Updated this week
- This is a verilog implementation of 4x4 systolic array multiplier☆63Updated 4 years ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated last week
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆201Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago