junwha / MNIST-FPGA-Accelarator
MNIST accelerator using binary qunatization on Xilinx pynq-z2
☆12Updated 4 months ago
Alternatives and similar repositories for MNIST-FPGA-Accelarator:
Users that are interested in MNIST-FPGA-Accelarator are comparing it to the libraries listed below
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆93Updated last month
- A collection of tutorials for the fpgaConvNet framework.☆38Updated 4 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆70Updated 2 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆22Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆43Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆49Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- AMD University Program HLS tutorial☆75Updated 3 months ago
- ☆27Updated 2 months ago
- ☆56Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆14Updated last year
- A survey on Hardware Accelerated LLMs☆40Updated 2 weeks ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆37Updated 4 months ago
- Live demo of hls4ml on embedded platforms such as the Pynq-Z2☆9Updated 5 months ago
- ☆29Updated last month
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆25Updated 3 weeks ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆40Updated 5 months ago
- System Verilog code describing a fully combinational binarized neural network.☆33Updated 6 years ago
- ☆16Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- ☆22Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆97Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆43Updated 8 months ago
- Open-Source HLS Examples for Microchip FPGAs☆41Updated last month
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆54Updated last month
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- ☆33Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆27Updated 3 months ago