junwha / MNIST-FPGA-AccelaratorLinks
MNIST accelerator using binary qunatization on Xilinx pynq-z2
☆13Updated 11 months ago
Alternatives and similar repositories for MNIST-FPGA-Accelarator
Users that are interested in MNIST-FPGA-Accelarator are comparing it to the libraries listed below
Sorting:
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 3 weeks ago
- AMD University Program HLS tutorial☆99Updated 9 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆135Updated 5 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆187Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆157Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆155Updated 2 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆17Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆63Updated last month
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆61Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆53Updated 10 months ago
- ☆19Updated 4 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆75Updated last month
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 5 months ago
- Hardware accelerator for convolutional neural networks☆47Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆59Updated 4 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆123Updated 6 months ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 6 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆77Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆57Updated 4 months ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago