junwha / MNIST-FPGA-AccelaratorLinks
MNIST accelerator using binary qunatization on Xilinx pynq-z2
☆14Updated last year
Alternatives and similar repositories for MNIST-FPGA-Accelarator
Users that are interested in MNIST-FPGA-Accelarator are comparing it to the libraries listed below
Sorting:
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆133Updated 6 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆181Updated 2 weeks ago
- AMD University Program HLS tutorial☆123Updated last year
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆164Updated 11 months ago
- Small-scale Tensor Processing Unit built on an FPGA☆219Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆206Updated 5 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆180Updated 5 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆180Updated 6 years ago
- IC implementation of Systolic Array for TPU☆330Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆242Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆119Updated 3 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆115Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆156Updated 9 months ago
- ☆124Updated 5 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆167Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆237Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆149Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆41Updated 3 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆117Updated 3 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆197Updated 8 years ago
- Verilog implementation of Softmax function☆80Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆228Updated last year
- ☆65Updated 9 months ago
- IC implementation of TPU☆147Updated 6 years ago