awai54st / Logic-ShrinkageView external linksLinks
☆22Sep 27, 2022Updated 3 years ago
Alternatives and similar repositories for Logic-Shrinkage
Users that are interested in Logic-Shrinkage are comparing it to the libraries listed below
Sorting:
- ☆65May 6, 2020Updated 5 years ago
- NeuraLUT-Assemble☆47Aug 20, 2025Updated 5 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Feb 9, 2024Updated 2 years ago
- [ICML 2022] ShiftAddNAS: Hardware-Inspired Search for More Accurate and Efficient Neural Networks☆15May 18, 2022Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Jun 12, 2024Updated last year
- Various examples for Chisel HDL☆30Mar 20, 2022Updated 3 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Oct 2, 2021Updated 4 years ago
- [ECCV 2022] SuperTickets: Drawing Task-Agnostic Lottery Tickets from Supernets via Jointly Architecture Searching and Parameter Pruning☆20Jul 7, 2022Updated 3 years ago
- [CVPR 2024] Official implementation for "A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network"☆24Dec 5, 2025Updated 2 months ago
- ☆10Nov 5, 2019Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- Implementation of Microscaling data formats in SystemVerilog.☆29Jul 6, 2025Updated 7 months ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- ☆11Jun 29, 2021Updated 4 years ago
- Personal Website☆11Updated this week
- ☆31Nov 7, 2024Updated last year
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- ☆13Nov 29, 2024Updated last year
- The official implementation of "NAS-BNN: Neural Architecture Search for Binary Neural Networks"☆13Aug 30, 2024Updated last year
- Tutorial of how to deloy DNN on android device using TFLite☆12Aug 23, 2019Updated 6 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- ☆32Mar 31, 2025Updated 10 months ago
- ☆30Apr 26, 2019Updated 6 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 5 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- A multicore microprocessor test harness for measuring interference☆14Apr 16, 2020Updated 5 years ago
- I'm going to use the Winograd’s minimal filtering algorithms to introduce a new class of fast algorithms for convolutional neural networks…☆12Mar 22, 2018Updated 7 years ago
- TBNv2: Convolutional Neural Network With Ternary Inputs and Binary Weights☆16Mar 4, 2020Updated 5 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 3 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Jan 3, 2022Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- ☆16Apr 13, 2018Updated 7 years ago
- C++ implementation of Cascade information reconciliation protocol for Quantum Key Distribution☆21Feb 22, 2025Updated 11 months ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Dec 4, 2020Updated 5 years ago
- ☆18Jan 22, 2025Updated last year