Alternatives and similar repositories for Static_BFP_CNN:

Users that are interested in Static_BFP_CNN are comparing it to the libraries listed below

• os-hxfan / os-hxfan.github.io
  Personal Website
  ☆11Updated last month
• hqjenny / CoDeNet
  ☆19Updated 3 years ago
• os-hxfan / tutorial_TFLite_android
  Tutorial of how to deloy DNN on android device using TFLite
  ☆12Updated 5 years ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆36Updated 4 years ago
• os-hxfan / E3DNet
  The implementation of E3DNet
  ☆17Updated 5 years ago
• GATECH-EIC / Auto-NBA
  [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…
  ☆15Updated 3 years ago
• cornell-zhang / FracBNN
  FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations
  ☆89Updated 3 years ago
• GATECH-EIC / AutoDNNchip
  ☆69Updated 4 years ago
• jgoeders / dac_sdc_2020
  DAC System Design Contest 2020
  ☆29Updated 4 years ago
• fffasttime / AnyPackingNet
  ☆25Updated 2 months ago
• hsharma35 / bitfusion
  Simulator for BitFusion
  ☆95Updated 4 years ago
• zhutmost / neuralzip
  A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…
  ☆26Updated 2 years ago
• awai54st / LUTNet
  ☆56Updated 4 years ago
• hisrg / Neural-Network-Compression-and-Accelerator-on-Hardware
  My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …
  ☆43Updated 2 years ago
• deJQK / FracBits
  Neural Network Quantization With Fractional Bit-widths
  ☆12Updated 4 years ago
• jgoeders / dac_sdc_2021
  ☆23Updated 3 years ago
• AlexMontgomerie / samo
  SAMO: Streaming Architecture Mapping Optimisation
  ☆32Updated last year
• ralbertazzi / bnn
  Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools
  ☆48Updated 6 years ago
• yanghr / BSQ
  BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)
  ☆38Updated 4 years ago
• isakedo / DNNsim
  ☆32Updated 4 years ago
• max2ma / shiftNet
  ☆14Updated 5 years ago
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆41Updated 7 years ago
• ebby-s / MX-for-FPGA
  Implementation of Microscaling data formats in SystemVerilog.
  ☆14Updated 5 months ago
• CASR-HKU / DPACS
  ☆19Updated last year
• abdelfattah-lab / BRAMAC
  ☆10Updated 2 months ago
• UCLA-VAST / FlexCNN
  ☆71Updated 2 years ago
• xyzxinyizhang / 2019-DAC-System-Design-Contest
  ☆35Updated 5 years ago
• mustard-seed / SparseDNNAccelerator
  Sparse CNN Accelerator targeting Intel FPGA
  ☆11Updated 3 years ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆33Updated 4 years ago
• awai54st / Logic-Shrinkage
  ☆22Updated 2 years ago