os-hxfan / Static_BFP_CNNLinks
Static Block Floating Point Quantization for CNN
☆36Updated 4 years ago
Alternatives and similar repositories for Static_BFP_CNN
Users that are interested in Static_BFP_CNN are comparing it to the libraries listed below
Sorting:
- ☆19Updated 4 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆71Updated 5 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- ☆31Updated 7 months ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Updated 4 years ago
- Approximate layers - TensorFlow extension☆26Updated 7 months ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆25Updated 2 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆146Updated 5 years ago
- ☆14Updated 5 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- ☆35Updated 6 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- Simulator for BitFusion☆102Updated 5 years ago
- ☆61Updated 5 years ago
- Neural Network Quantization With Fractional Bit-widths☆11Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- ☆23Updated 4 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated 2 years ago
- ☆20Updated 3 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 6 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Conditional channel- and precision-pruning on neural networks☆72Updated 5 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆52Updated 2 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆27Updated last year
- ☆18Updated 2 years ago