andrewboutros / rad-flowLinks
The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration devices (RADs). These devices incorporate conventional FPGA fabrics, several coarse-grained domain-specialized accelerator blocks, and high-performance networks-on-chip for system-level communication.
☆36Updated last month
Alternatives and similar repositories for rad-flow
Users that are interested in rad-flow are comparing it to the libraries listed below
Sorting:
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 8 months ago
- ☆45Updated 3 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆47Updated 2 months ago
- ☆71Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- ☆59Updated last month
- ☆42Updated 9 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆37Updated 7 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- ☆86Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- ☆29Updated last month
- ☆24Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆15Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated 2 weeks ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- CGRA framework with vectorization support.☆32Updated this week
- ☆55Updated 3 months ago
- ☆27Updated 5 years ago
- ☆30Updated 7 months ago