andrewboutros / rad-flow
The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration devices (RADs). These devices incorporate conventional FPGA fabrics, several coarse-grained domain-specialized accelerator blocks, and high-performance networks-on-chip for system-level communication.
☆33Updated last month
Alternatives and similar repositories for rad-flow:
Users that are interested in rad-flow are comparing it to the libraries listed below
- An Open-Hardware CGRA for accelerated computation on the edge.☆20Updated 6 months ago
- ☆22Updated 4 months ago
- ☆87Updated last year
- CGRA framework with vectorization support.☆27Updated this week
- ☆71Updated 2 years ago
- ☆47Updated 3 weeks ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week
- ☆41Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated 3 weeks ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆13Updated 11 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- ☆41Updated 6 months ago
- An Open-Source Tool for CGRA Accelerators☆18Updated 10 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆63Updated last week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆35Updated 3 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆23Updated 4 years ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆15Updated 8 years ago
- An Open-Source Tool for CGRA Accelerators☆58Updated 2 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆86Updated 5 months ago
- ☆15Updated 2 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 5 months ago
- Project repo for the POSH on-chip network generator☆44Updated last year
- HLS for Networks-on-Chip☆33Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆69Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago