The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration devices (RADs). These devices incorporate conventional FPGA fabrics, several coarse-grained domain-specialized accelerator blocks, and high-performance networks-on-chip for system-level communication.
☆38Jul 22, 2025Updated last year
Alternatives and similar repositories for rad-flow
Users that are interested in rad-flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Oct 2, 2026Updated 2 weeks ago
- ☆45Sep 13, 2024Updated 2 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- ☆18May 25, 2026Updated 4 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆29May 18, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Feb 14, 2022Updated 4 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- ☆14Feb 28, 2023Updated 3 years ago
- ☆14Jun 21, 2026Updated 3 months ago
- ☆13Apr 15, 2025Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆86Sep 29, 2025Updated last year
- ordspecsim: The Swarm architecture simulator☆26Feb 15, 2023Updated 3 years ago
- a general-purpose machine learning-driven auto-tuner for heterogeneous platforms☆10Sep 7, 2024Updated 2 years ago
- a method for efficient large integer arithmetic in cryptography☆16Sep 16, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RTL implementation of Flex-DPE.☆119Feb 22, 2020Updated 6 years ago
- Tiny, synchronous syntax highlighting for blogs and documentation☆88Oct 8, 2026Updated last week
- ☆11Nov 27, 2024Updated last year
- ☆18Aug 17, 2026Updated 2 months ago
- ☆31Dec 12, 2022Updated 3 years ago
- NeuraChip Accelerator Simulator☆17Apr 26, 2024Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- clp-ffi-py is a Python library to encode log messages with CLP, and work with the encoded messages using a foreign function interface (FF…☆12Oct 21, 2025Updated 11 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GL0AM GPU Accelerated Gate Level Logic Simulator☆33Feb 11, 2026Updated 8 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆247Dec 8, 2022Updated 3 years ago
- ☆15Oct 26, 2023Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆78Dec 19, 2025Updated 9 months ago
- RTLMeter benchmark suite☆34Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆29Jun 18, 2020Updated 6 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆178Mar 12, 2026Updated 7 months ago
- A Lean-embedded framework to verify Verilog modules☆16Oct 6, 2026Updated last week
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆55Sep 21, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆13Jan 7, 2025Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆428Updated this week
- ☆36Dec 22, 2025Updated 9 months ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- The implementation is based on the Fiduccia-Mattheyses algorithm.☆28Jul 17, 2016Updated 10 years ago
- ☆73Feb 16, 2023Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago