The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration devices (RADs). These devices incorporate conventional FPGA fabrics, several coarse-grained domain-specialized accelerator blocks, and high-performance networks-on-chip for system-level communication.
☆38Jul 22, 2025Updated 9 months ago
Alternatives and similar repositories for rad-flow
Users that are interested in rad-flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Nov 13, 2025Updated 5 months ago
- ☆46Sep 13, 2024Updated last year
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- ☆17Apr 27, 2026Updated last week
- The OpenPiton Platform☆17Aug 14, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆26May 18, 2025Updated 11 months ago
- ☆17Feb 3, 2023Updated 3 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- ☆14Feb 28, 2023Updated 3 years ago
- ☆13Apr 29, 2026Updated last week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆77Sep 29, 2025Updated 7 months ago
- a general-purpose machine learning-driven auto-tuner for heterogeneous platforms☆10Sep 7, 2024Updated last year
- ordspecsim: The Swarm architecture simulator☆25Feb 15, 2023Updated 3 years ago
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- RTL implementation of Flex-DPE.☆116Feb 22, 2020Updated 6 years ago
- ☆10Nov 27, 2024Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆75Dec 19, 2025Updated 4 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 2 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆36Jun 3, 2025Updated 11 months ago
- clp-ffi-py is a Python library to encode log messages with CLP, and work with the encoded messages using a foreign function interface (FF…☆12Oct 21, 2025Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 5 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆27Jun 18, 2020Updated 5 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆39Updated this week
- ☆13Oct 26, 2023Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆169Mar 12, 2026Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆81Apr 26, 2026Updated last week
- ☆62Apr 30, 2026Updated last week
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated this week
- [ICLR 2026] Learning to Parallel: Accelerating Diffusion Large Language Models via Learnable Parallel Decoding☆32Jan 27, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- [ACM MM 2023] Official code for "TIRDet: Mono-Modality Thermal InfraRed Object Detection Based on Prior Thermal-To-Visible Translation"☆23Dec 3, 2025Updated 5 months ago
- ☆11Oct 28, 2021Updated 4 years ago
- ☆35Dec 22, 2025Updated 4 months ago
- The implementation is based on the Fiduccia-Mattheyses algorithm.☆28Jul 17, 2016Updated 9 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆411Apr 26, 2026Updated last week
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆118Apr 9, 2025Updated last year