andrewboutros / rad-flow
The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration devices (RADs). These devices incorporate conventional FPGA fabrics, several coarse-grained domain-specialized accelerator blocks, and high-performance networks-on-chip for system-level communication.
☆33Updated last month
Alternatives and similar repositories for rad-flow:
Users that are interested in rad-flow are comparing it to the libraries listed below
- An Open-Hardware CGRA for accelerated computation on the edge.☆21Updated 6 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆86Updated 5 months ago
- ☆41Updated 6 months ago
- ☆87Updated last year
- CGRA framework with vectorization support.☆27Updated this week
- ☆41Updated last week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆18Updated 10 months ago
- ☆24Updated 4 months ago
- ☆71Updated 2 years ago
- ☆57Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆63Updated 2 weeks ago
- Dataset for ML-guided Accelerator Design☆35Updated 3 months ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- ☆47Updated 3 weeks ago
- ☆26Updated 5 years ago
- An Open-Source Tool for CGRA Accelerators☆58Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated 3 weeks ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 4 months ago
- ☆23Updated 4 years ago
- An integrated CGRA design framework☆87Updated 4 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- Public release☆49Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago