andrewboutros / rad-flowLinks
The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration devices (RADs). These devices incorporate conventional FPGA fabrics, several coarse-grained domain-specialized accelerator blocks, and high-performance networks-on-chip for system-level communication.
☆36Updated 2 weeks ago
Alternatives and similar repositories for rad-flow
Users that are interested in rad-flow are comparing it to the libraries listed below
Sorting:
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- ☆44Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆16Updated 3 weeks ago
- An integrated CGRA design framework☆88Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago
- ☆86Updated last year
- ☆29Updated 6 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated 2 months ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- ☆28Updated last week
- ☆42Updated 8 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- eyeriss-chisel3☆40Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- ☆24Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆16Updated 9 years ago
- ☆53Updated 2 months ago
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- ☆71Updated 2 years ago
- ☆59Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago