andrewboutros / rad-flowLinks
The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration devices (RADs). These devices incorporate conventional FPGA fabrics, several coarse-grained domain-specialized accelerator blocks, and high-performance networks-on-chip for system-level communication.
☆38Updated last month
Alternatives and similar repositories for rad-flow
Users that are interested in rad-flow are comparing it to the libraries listed below
Sorting:
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- ☆60Updated 2 months ago
- ☆46Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated 3 weeks ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- An integrated CGRA design framework☆90Updated 3 months ago
- ☆71Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- ☆43Updated 10 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- ☆24Updated 4 years ago
- ☆30Updated 8 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆50Updated 3 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- ☆86Updated last year
- ☆56Updated 3 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 10 months ago
- Public release☆53Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- gem5 repository to study chiplet-based systems☆76Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- CATCH 1.0, Initial full release of CATCH cost model.☆15Updated 4 months ago
- CGRA framework with vectorization support.☆32Updated this week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆80Updated 11 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- ☆15Updated 3 years ago