The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration devices (RADs). These devices incorporate conventional FPGA fabrics, several coarse-grained domain-specialized accelerator blocks, and high-performance networks-on-chip for system-level communication.
☆38Jul 22, 2025Updated 10 months ago
Alternatives and similar repositories for rad-flow
Users that are interested in rad-flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Nov 13, 2025Updated 6 months ago
- ☆46Sep 13, 2024Updated last year
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- ☆17Apr 27, 2026Updated 3 weeks ago
- The OpenPiton Platform☆17Aug 14, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆26May 18, 2025Updated last year
- ☆17Feb 3, 2023Updated 3 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- ☆14Feb 28, 2023Updated 3 years ago
- ☆13Apr 15, 2025Updated last year
- ☆13Apr 29, 2026Updated 3 weeks ago
- a general-purpose machine learning-driven auto-tuner for heterogeneous platforms☆10Sep 7, 2024Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆78Sep 29, 2025Updated 7 months ago
- ordspecsim: The Swarm architecture simulator☆25Feb 15, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Updated this week
- RTL implementation of Flex-DPE.☆117Feb 22, 2020Updated 6 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆75Dec 19, 2025Updated 5 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 3 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆36Jun 3, 2025Updated 11 months ago
- RTLMeter benchmark suite☆31May 12, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 6 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆241Dec 8, 2022Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆28Jun 18, 2020Updated 5 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆41Updated this week
- ☆13Oct 26, 2023Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆171Mar 12, 2026Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆85Apr 26, 2026Updated last month
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53May 19, 2026Updated last week
- ☆62Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆16Apr 1, 2026Updated last month
- [ICLR 2026] Learning to Parallel: Accelerating Diffusion Large Language Models via Learnable Parallel Decoding☆33Jan 27, 2026Updated 3 months ago
- ☆35Dec 22, 2025Updated 5 months ago
- The implementation is based on the Fiduccia-Mattheyses algorithm.☆28Jul 17, 2016Updated 9 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆412May 19, 2026Updated last week
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆118Apr 9, 2025Updated last year