andrewboutros / rad-flow
The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration devices (RADs). These devices incorporate conventional FPGA fabrics, several coarse-grained domain-specialized accelerator blocks, and high-performance networks-on-chip for system-level communication.
☆33Updated this week
Alternatives and similar repositories for rad-flow:
Users that are interested in rad-flow are comparing it to the libraries listed below
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- ☆87Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated this week
- ☆47Updated last month
- ☆57Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆21Updated 6 months ago
- ☆41Updated 6 months ago
- ☆71Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆59Updated 2 months ago
- ☆42Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- ☆15Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆64Updated this week
- A list of our chiplet simulaters☆31Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- An Open-Source Tool for CGRA Accelerators☆18Updated 10 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- The first version of TritonPart☆24Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CGRA framework with vectorization support.☆27Updated this week
- An integrated CGRA design framework☆87Updated 4 months ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆13Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 2 months ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆15Updated 8 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆32Updated this week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago