3D FPGA Architecture Exploration Tool
☆20Jun 22, 2026Updated last month
Alternatives and similar repositories for LaZagna
Users that are interested in LaZagna are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆26May 31, 2026Updated 2 months ago
- Post-Silicon Validation Tool based on REVERSI☆11Dec 10, 2025Updated 8 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆77Dec 19, 2025Updated 7 months ago
- Collection of digital hardware modules & projects (benchmarks)☆107Feb 27, 2026Updated 5 months ago
- Digital logic benchmark suite☆82Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆24Nov 17, 2021Updated 4 years ago
- ☆22Dec 27, 2024Updated last year
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 11 months ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 3 years ago
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆34Mar 28, 2026Updated 4 months ago
- RTLMeter benchmark suite☆31Jul 21, 2026Updated 3 weeks ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆31Updated this week
- We will create muilti-remote with rdp-wrap for windows 10☆15Jul 14, 2020Updated 6 years ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- Make video to oscilloscope graphic☆11Jun 10, 2019Updated 7 years ago
- code for statistical learning☆14Aug 29, 2020Updated 5 years ago
- NeuroSim (NS)-Cache is a framework developed for early exploration of cache memories in advanced technology nodes☆19May 31, 2026Updated 2 months ago
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆13Dec 5, 2019Updated 6 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆94Jul 10, 2025Updated last year
- The PS-FPGA project (top level)☆28May 12, 2021Updated 5 years ago
- Characterizer☆39Jun 26, 2026Updated last month
- ☆41Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 8 months ago
- ☆38Sep 30, 2025Updated 10 months ago
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 9 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- One-Pixel Shortcut: on the Learning Preference of Deep Neural Networks (ICLR 2023 Spotlight)☆14Sep 28, 2025Updated 10 months ago
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆30Updated this week
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆17Mar 3, 2018Updated 8 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆18Jun 25, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.☆13Feb 2, 2016Updated 10 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆28Sep 21, 2021Updated 4 years ago
- cdos-68k: Concurrent DOS 68K Developer Kit☆17Dec 3, 2023Updated 2 years ago
- ☆22Updated this week
- Agile Hardware Design Course☆15Nov 17, 2025Updated 8 months ago