3D FPGA Architecture Exploration Tool
☆28Jun 22, 2026Updated 4 months ago
Alternatives and similar repositories for LaZagna
Users that are interested in LaZagna are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A new FDE front-end based on tauri☆11Jun 7, 2026Updated 4 months ago
- ☆16Jul 4, 2026Updated 3 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆46Jan 13, 2023Updated 3 years ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆23Aug 19, 2026Updated 2 months ago
- ☆13Apr 15, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 10 months ago
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆33Aug 17, 2026Updated 2 months ago
- Open DRAM Model v1.0 (Access Transistors & High-Voltage Periphery Transistors for 6F²/4F²/3D DRAM)☆33Jun 16, 2026Updated 4 months ago
- A QSPI Pmod board designed in KiCad containing one Flash and two SPRAMs☆16Feb 21, 2026Updated 8 months ago
- Collection of digital hardware modules & projects (benchmarks)☆113Feb 27, 2026Updated 8 months ago
- ☆13Jun 10, 2026Updated 4 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Oct 18, 2026Updated 2 weeks ago
- ☆22Dec 27, 2024Updated last year
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Taiwei-3D-Flow☆70Updated this week
- Convert Verilog to a Hardcaml design☆23Jul 10, 2026Updated 3 months ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆14Mar 14, 2026Updated 7 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆20Oct 4, 2022Updated 4 years ago
- ☆12Aug 4, 2022Updated 4 years ago
- ☆16Mar 17, 2026Updated 7 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆76May 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 4 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- We will create muilti-remote with rdp-wrap for windows 10☆15Jul 14, 2020Updated 6 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆86Apr 30, 2026Updated 6 months ago
- ☆53Mar 31, 2026Updated 7 months ago
- ☆32Oct 12, 2023Updated 3 years ago
- Efficient resubstitution-based approximate logic synthesis☆12Aug 11, 2026Updated 2 months ago
- HARC: verification language compiler, sister to ARCH☆14Updated this week
- RTLMeter benchmark suite☆34Oct 26, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PYNQ for Zybo board☆15Jan 30, 2026Updated 9 months ago
- ☆27Apr 24, 2021Updated 5 years ago
- Make video to oscilloscope graphic☆11Jun 10, 2019Updated 7 years ago
- ☆17Jul 6, 2026Updated 3 months ago
- ☆11Mar 11, 2025Updated last year
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆39Mar 28, 2026Updated 7 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago