abdelfattah-lab / BRAMACLinks
☆10Updated 7 months ago
Alternatives and similar repositories for BRAMAC
Users that are interested in BRAMAC are comparing it to the libraries listed below
Sorting:
- ☆27Updated 3 months ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 6 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- ☆16Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆42Updated 9 months ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- ☆24Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆9Updated 3 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆13Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆71Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆15Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆80Updated 11 months ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- ☆21Updated 2 years ago
- ☆16Updated 4 years ago
- ☆19Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- ☆23Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago