abdelfattah-lab / BRAMAC
☆10Updated 5 months ago
Alternatives and similar repositories for BRAMAC:
Users that are interested in BRAMAC are comparing it to the libraries listed below
- ☆26Updated last month
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆16Updated 2 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆9Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last week
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- ☆11Updated last year
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆21Updated 5 months ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆14Updated 4 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆17Updated 8 months ago
- ☆43Updated 2 years ago
- ☆34Updated 4 years ago
- ☆71Updated 2 years ago
- ☆21Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆40Updated last year
- ☆15Updated 10 months ago
- ☆70Updated 5 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆15Updated 9 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆45Updated 2 months ago