Project aimed at implementing floating point operators using the DSP48E1 slice.
☆30Mar 29, 2013Updated 12 years ago
Alternatives and similar repositories for DSP48E1-FP
Users that are interested in DSP48E1-FP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 4 months ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- PCIe analyzer experiments☆67May 21, 2020Updated 5 years ago
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 6 months ago
- Library of FPGA architectures☆31Mar 9, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- ☆16Oct 27, 2025Updated 5 months ago
- iDEA FPGA Soft Processor☆17Jun 9, 2016Updated 9 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆37May 3, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Project Trellis database☆14Sep 15, 2025Updated 6 months ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 2 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA☆209Feb 28, 2019Updated 7 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- AXI support for Migen/MiSoC☆28Jun 5, 2025Updated 9 months ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 4k Mixed Reality headset☆39Oct 7, 2017Updated 8 years ago
- Utilities for working with a Wishbone bus in an embedded device☆47Aug 29, 2025Updated 6 months ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Sep 3, 2019Updated 6 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year