fbrosser / DSP48E1-FPLinks
Project aimed at implementing floating point operators using the DSP48E1 slice.
☆30Updated 12 years ago
Alternatives and similar repositories for DSP48E1-FP
Users that are interested in DSP48E1-FP are comparing it to the libraries listed below
Sorting:
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆35Updated 10 months ago
- ☆38Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Updated 2 years ago
- ☆32Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- A configurable SRAM generator☆56Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- An automatic clock gating utility☆50Updated 6 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 11 months ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- ☆26Updated 5 years ago
- PicoRV☆43Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- SpinalHDL Hardware Math Library☆93Updated last year
- Python interface to FPGA interchange format☆41Updated 3 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago