fbrosser / DSP48E1-FPView external linksLinks
Project aimed at implementing floating point operators using the DSP48E1 slice.
☆30Mar 29, 2013Updated 12 years ago
Alternatives and similar repositories for DSP48E1-FP
Users that are interested in DSP48E1-FP are comparing it to the libraries listed below
Sorting:
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 5 months ago
- PCIe analyzer experiments☆65May 21, 2020Updated 5 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 2 months ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- Library of FPGA architectures☆30Jan 6, 2026Updated last month
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- AXI support for Migen/MiSoC☆28Jun 5, 2025Updated 8 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- ☆16Oct 27, 2025Updated 3 months ago
- Project Trellis database☆14Sep 15, 2025Updated 4 months ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆34May 3, 2020Updated 5 years ago
- Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA☆207Feb 28, 2019Updated 6 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- Utilities for working with a Wishbone bus in an embedded device☆47Aug 29, 2025Updated 5 months ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆17Updated this week
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 2 years ago
- For STM32F469 (Cortex M4) with DSI : quick RFID Pwner for French VIGIK system and Common centrals.☆15Jul 3, 2016Updated 9 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- IP Catalog for Raptor.☆17Dec 6, 2024Updated last year
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago