Provides a packaged collection of open source EDA tools
☆12Apr 14, 2019Updated 6 years ago
Alternatives and similar repositories for edapack
Users that are interested in edapack are comparing it to the libraries listed below
Sorting:
- Find a part on Digi-Key and import parameters into local database☆16Mar 12, 2022Updated 3 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Sep 26, 2024Updated last year
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- ☆11Jul 1, 2025Updated 8 months ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- CUDA program to find the tallest possible cacti in Minecraft.☆10Jan 1, 2024Updated 2 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Development of a virtual quadruped robot using OpenAI & Mujoco☆17Feb 15, 2023Updated 3 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- Analyzer and simulator of logic circuit☆15May 8, 2017Updated 8 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- ☆97Jun 26, 2019Updated 6 years ago
- ☆33Jan 24, 2020Updated 6 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- Qute: a dependency learning QBF solver.☆14Dec 19, 2025Updated 2 months ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- ☆15Dec 30, 2025Updated 2 months ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- EDA Analytics Central☆17Dec 8, 2022Updated 3 years ago
- Integration and Supervisory control of Autonomous Robots☆19Updated this week
- ☆15Apr 26, 2021Updated 4 years ago
- Code for the NeurIPS 2020 paper Efficient Exact Verification of Binarized Neural Networks☆13Jun 30, 2022Updated 3 years ago
- A LEF/DEF Utility.☆33Aug 15, 2019Updated 6 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆15Nov 9, 2022Updated 3 years ago
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆16Dec 3, 2025Updated 2 months ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- ☆16Jan 5, 2022Updated 4 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago