Provides a packaged collection of open source EDA tools
☆12Apr 14, 2019Updated 6 years ago
Alternatives and similar repositories for edapack
Users that are interested in edapack are comparing it to the libraries listed below
Sorting:
- ☆44Jan 26, 2020Updated 6 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆33Jan 24, 2020Updated 6 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Replace broken license headers like BSD with the GPLv3 for freedom.☆28Apr 26, 2013Updated 12 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆32Mar 9, 2026Updated last week
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 2 months ago
- ☆20Mar 1, 2021Updated 5 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 5 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- ☆97Jun 26, 2019Updated 6 years ago
- Analyzer and simulator of logic circuit☆15May 8, 2017Updated 8 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Sep 26, 2024Updated last year
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆16Dec 3, 2025Updated 3 months ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- EDA Analytics Central☆17Dec 8, 2022Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 4 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Mar 7, 2026Updated 2 weeks ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- DOULOS Easier UVM Code Generator☆39May 6, 2017Updated 8 years ago
- Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD☆23Feb 12, 2023Updated 3 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 3 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated 3 weeks ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago