Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats
☆49Apr 8, 2023Updated 2 years ago
Alternatives and similar repositories for bitfiltrator
Users that are interested in bitfiltrator are comparing it to the libraries listed below
Sorting:
- Bitstream relocation and manipulation tool.☆51Feb 20, 2026Updated 2 weeks ago
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Dec 4, 2020Updated 5 years ago
- ☆14May 24, 2025Updated 9 months ago
- Low level arithmetic primitives in RTL☆23Apr 3, 2020Updated 5 years ago
- Abstraction layer for Xilinx FPGAs☆15Aug 9, 2019Updated 6 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- A guide to silicon reverse engineering by optical microscophy☆14Dec 27, 2024Updated last year
- ☆12Jun 4, 2021Updated 4 years ago
- Calculate AES key from faulted output☆15Jul 27, 2023Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆355Mar 2, 2026Updated last week
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated last year
- A framework for parsing binary data.☆18Aug 12, 2022Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆34Feb 14, 2024Updated 2 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 7 months ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- decode bits into bytes☆46Apr 30, 2020Updated 5 years ago
- Kernel-mode SocketCAN module for Intrepid devices☆21Dec 18, 2025Updated 2 months ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- ☆25Mar 27, 2020Updated 5 years ago
- ☆20Apr 23, 2022Updated 3 years ago
- Library of FPGA architectures☆31Updated this week
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Mar 16, 2023Updated 2 years ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆215Nov 26, 2025Updated 3 months ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆59Feb 24, 2026Updated last week
- FOSSi Foundation Website☆18Oct 5, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆853Jun 5, 2025Updated 9 months ago
- Open-source PDK version manager☆40Nov 25, 2025Updated 3 months ago
- PoC exploit for late August 2018 Task Scheduler ALPC Vulnerability☆24Oct 10, 2019Updated 6 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- An FPGA reverse engineering and documentation project☆66Updated this week
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆106Feb 12, 2025Updated last year
- End-to-End Open-Source I2C GPIO Expander☆36Feb 27, 2026Updated last week
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago