Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats
☆60Apr 8, 2023Updated 3 years ago
Alternatives and similar repositories for bitfiltrator
Users that are interested in bitfiltrator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bitstream relocation and manipulation tool.☆56Feb 20, 2026Updated 8 months ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 6 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆40Aug 21, 2024Updated 2 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆16Mar 21, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Build Customized FPGA Implementations for Vivado☆397Updated this week
- C code to parse xilinx bitstream. See http://lastweek.io/fpga/bitstream/☆42May 31, 2023Updated 3 years ago
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- Low level arithmetic primitives in RTL☆25Apr 3, 2020Updated 6 years ago
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆21Updated this week
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 3 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆91Feb 9, 2022Updated 4 years ago
- Abstraction layer for Xilinx FPGAs☆15Aug 9, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆43Sep 19, 2026Updated last month
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆97Jun 10, 2015Updated 11 years ago
- Generate bitstream from FPGA assembly.☆30Updated this week
- Project X-Ray Database: XC7 Series☆80Dec 14, 2021Updated 4 years ago
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated 2 years ago
- Documenting the Xilinx 7-series bit-stream format.☆927Jun 5, 2025Updated last year
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- generate C++ reader/writer from XSD schema☆10Oct 12, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- random stuff for my hack with FPGAs☆11May 4, 2016Updated 10 years ago
- Framework for FPGA-accelerated Middlebox Development☆50Feb 18, 2023Updated 3 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- Single Width FPGA Mezzanine Card, FMC Template with low-pin count connector, commercial grade mounting☆11Jul 12, 2017Updated 9 years ago
- ☆16May 23, 2024Updated 2 years ago
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- NVMe driver for MicroBlaze on Zynq UltraScale+ MPSoC☆11Feb 7, 2020Updated 6 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated 7 months ago
- A vizualization tool for data generated by the bal framework☆11Aug 31, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆103Apr 30, 2025Updated last year
- IEEE P1735 decryptor for VHDL☆42Jun 23, 2015Updated 11 years ago
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- VHDL Native Synthesizable Library☆14Updated this week
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago