A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.
☆14Aug 5, 2024Updated last year
Alternatives and similar repositories for FPGA-CAD-Framework
Users that are interested in FPGA-CAD-Framework are comparing it to the libraries listed below
Sorting:
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Dec 4, 2020Updated 5 years ago
- RISC-V 32i Pipeline CPU and Assembler☆18May 6, 2022Updated 3 years ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆18Nov 26, 2020Updated 5 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- Fine Grain FPGA Overlay Architecture and Tools☆27Nov 5, 2021Updated 4 years ago
- ☆14May 24, 2025Updated 9 months ago
- Linux kernel driver for the Exar xr21v141x "vizzini" UART☆10Jul 2, 2015Updated 10 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- ☆46Sep 13, 2024Updated last year
- Balance Calculator for Oxygen Not Included☆11Jan 4, 2022Updated 4 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 12 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆49Apr 8, 2023Updated 2 years ago
- ☆40Jun 13, 2015Updated 10 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- Alliance VLSI CAD Tools (LIP6)☆19Dec 11, 2025Updated 2 months ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Project Trellis database☆14Sep 15, 2025Updated 5 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- work in progress, playing around with btor2 in rust☆12Feb 24, 2026Updated last week
- ☆13Feb 13, 2026Updated 3 weeks ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- ☆16Aug 21, 2019Updated 6 years ago
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- Verified visual schematics for all SKY130 Cells☆12Feb 2, 2026Updated last month
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago