UGent-HES / FPGA-CAD-FrameworkLinks
A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.
☆13Updated last year
Alternatives and similar repositories for FPGA-CAD-Framework
Users that are interested in FPGA-CAD-Framework are comparing it to the libraries listed below
Sorting:
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆16Updated 4 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 5 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- IDEA project source files☆108Updated 2 months ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- ☆32Updated 9 months ago
- ☆44Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆63Updated last month
- ☆43Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆127Updated 3 weeks ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆89Updated this week
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆42Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- Mirror of Synopsys's Liberty parser library☆24Updated 7 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 2 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆36Updated 2 months ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆82Updated last year
- SystemVerilog frontend for Yosys☆165Updated last week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Open source process design kit for 28nm open process☆64Updated last year
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- ☆106Updated 5 years ago