UGent-HES / FPGA-CAD-Framework
A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.
☆11Updated last month
Related projects: ⓘ
- fakeram generator for use by researchers who do not have access to commercial ram generators☆30Updated last year
- ☆38Updated this week
- This is a tutorial on standard digital design flow☆71Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆72Updated this week
- Mirror of Synopsys's Liberty parser library☆17Updated 6 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆14Updated 3 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆30Updated 2 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆87Updated 4 years ago
- ☆76Updated 2 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆23Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆96Updated 6 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆26Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆57Updated 3 years ago
- Introductory course into static timing analysis (STA).☆54Updated 5 months ago
- AMC: Asynchronous Memory Compiler☆44Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Updated 5 years ago
- ☆35Updated last week
- ☆34Updated 5 months ago
- Material for OpenROAD Tutorial at DAC 2020☆45Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆40Updated 4 years ago
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆41Updated 4 years ago
- ☆95Updated 4 years ago
- ☆28Updated 2 weeks ago
- The first version of TritonPart☆18Updated 8 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆72Updated 5 months ago
- An integrated CGRA design framework☆82Updated 9 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 6 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆137Updated 4 years ago
- ☆35Updated 2 years ago
- IEEE 754 floating point library in system-verilog and vhdl☆53Updated 3 months ago