UGent-HES / FPGA-CAD-Framework
A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.
☆12Updated 8 months ago
Alternatives and similar repositories for FPGA-CAD-Framework:
Users that are interested in FPGA-CAD-Framework are comparing it to the libraries listed below
- reference block design for the ASAP7nm library in Cadence Innovus☆41Updated 10 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆36Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆81Updated last year
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- ☆31Updated 3 months ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 5 months ago
- ☆43Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆41Updated 7 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆31Updated 4 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- SRAM☆22Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 4 years ago
- Introductory course into static timing analysis (STA).☆90Updated this week
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆41Updated 5 years ago
- ☆40Updated 3 years ago
- A free standard cell library for SDDS-NCL circuits☆27Updated 2 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- ☆86Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated 3 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- IDEA project source files☆106Updated 5 months ago
- Mirror of Synopsys's Liberty parser library☆21Updated 6 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆13Updated 2 years ago