kiabuzz / CompressedLUT
A tool to generate optimized hardware files for univariate functions.
☆17Updated 5 months ago
Related projects: ⓘ
- DASS HLS Compiler☆26Updated 11 months ago
- ☆11Updated last year
- A hardware synthesis framework with multi-level paradigm☆31Updated last year
- ☆17Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆17Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆43Updated last year
- ☆21Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- CNN accelerator☆26Updated 7 years ago
- Open source RTL simulation acceleration on commodity hardware☆21Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆44Updated 7 years ago
- FPU Generator☆18Updated 3 years ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆16Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆20Updated last year
- Documentation for the entire CGRAFlow☆17Updated 3 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆31Updated 4 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆87Updated 5 months ago
- Algorithmic C Machine Learning Library☆20Updated last month
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆13Updated 9 years ago
- ☆21Updated 5 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆34Updated 2 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆12Updated 5 months ago
- ☆22Updated 7 months ago