kiabuzz / CompressedLUT
A tool to generate optimized hardware files for univariate functions.
☆25Updated 9 months ago
Alternatives and similar repositories for CompressedLUT:
Users that are interested in CompressedLUT are comparing it to the libraries listed below
- ☆15Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- DASS HLS Compiler☆27Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆23Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆29Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- ☆24Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆30Updated this week
- HLS for Networks-on-Chip☆32Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 months ago
- ☆52Updated 11 months ago
- A hardware synthesis framework with multi-level paradigm☆36Updated last week
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆23Updated last month
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆26Updated 3 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆75Updated 9 months ago
- ☆27Updated 5 years ago
- ☆13Updated this week
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆17Updated 4 years ago
- ☆3Updated 3 years ago
- SRAM☆21Updated 4 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆32Updated this week
- sram/rram/mram.. compiler☆30Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- A configurable SRAM generator☆42Updated last week
- Posit Arithmetic Cores generated with FloPoCo☆24Updated 6 months ago