A tool to generate optimized hardware files for univariate functions.
☆29Apr 5, 2024Updated last year
Alternatives and similar repositories for CompressedLUT
Users that are interested in CompressedLUT are comparing it to the libraries listed below
Sorting:
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- ☆10Jun 4, 2024Updated last year
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Nov 15, 2022Updated 3 years ago
- RTLMeter benchmark suite☆29Mar 12, 2026Updated last week
- LEC - Logic Equivalence Checking - Formal Verification☆36Updated this week
- A suite of tools for Petri Nets☆13Oct 26, 2022Updated 3 years ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆18Nov 26, 2020Updated 5 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆171Updated this week
- A multicore microprocessor test harness for measuring interference☆14Apr 16, 2020Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆47May 20, 2021Updated 4 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- Fuzz testing for Dafny☆13Jul 7, 2022Updated 3 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated last month
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Polynormer: Polynomial-Expressive Graph Transformer in Linear Time (ICLR'24)☆42Apr 6, 2024Updated last year
- ☆12Jul 20, 2022Updated 3 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆15Jun 24, 2025Updated 8 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Oct 6, 2019Updated 6 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Unit Scaling demo and experimentation code☆16Mar 12, 2024Updated 2 years ago
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- Pannotia v0.9 is a suite of OpenCL graph applications☆24Sep 13, 2017Updated 8 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- RedEye is a vision sensor designed to execute early stages of a deep convolutional neural network (ConvNet) in the analog domain. This re…☆14Dec 16, 2016Updated 9 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Updated this week
- ☆12Nov 24, 2023Updated 2 years ago
- Agentic Benchmark for LLM-Crafted Heuristics in Combinatorial Optimization (ICLR'26)☆67Mar 5, 2026Updated 2 weeks ago
- Build Customized FPGA Implementations for Vivado☆356Mar 4, 2026Updated 2 weeks ago
- Using e-graphs for logic synthesis (ICCAD'25)☆33Mar 12, 2026Updated last week