kiabuzz / CompressedLUTLinks
A tool to generate optimized hardware files for univariate functions.
☆29Updated last year
Alternatives and similar repositories for CompressedLUT
Users that are interested in CompressedLUT are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated last year
- ☆16Updated 2 years ago
- ☆87Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆63Updated 3 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Next generation CGRA generator☆113Updated 3 weeks ago
- ☆60Updated this week
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- NeuraLUT-Assemble☆38Updated this week
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 11 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- CGRA framework with vectorization support.☆34Updated last week
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆56Updated 10 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ILA Model Database☆23Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last week
- ☆72Updated 2 weeks ago