kiabuzz / CompressedLUTLinks
A tool to generate optimized hardware files for univariate functions.
☆29Updated last year
Alternatives and similar repositories for CompressedLUT
Users that are interested in CompressedLUT are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated 2 years ago
- ☆16Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆63Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Next generation CGRA generator☆115Updated last week
- ☆87Updated last year
- NeuraLUT-Assemble☆41Updated 2 months ago
- CGRA framework with vectorization support.☆35Updated last week
- ☆63Updated 5 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆70Updated 7 months ago
- Public release☆57Updated 6 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ☆72Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week