A tool to generate optimized hardware files for univariate functions.
☆29Apr 5, 2024Updated last year
Alternatives and similar repositories for CompressedLUT
Users that are interested in CompressedLUT are comparing it to the libraries listed below
Sorting:
- ☆17Feb 3, 2023Updated 3 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 4 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- ☆10Jun 4, 2024Updated last year
- RTLMeter benchmark suite☆29Jan 25, 2026Updated last month
- LEC - Logic Equivalence Checking - Formal Verification☆32Updated this week
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46May 20, 2021Updated 4 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated last month
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆166Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Feb 4, 2021Updated 5 years ago
- Fuzz testing for Dafny☆13Jul 7, 2022Updated 3 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 2 years ago
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 3 months ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Nov 15, 2022Updated 3 years ago
- A suite of tools for Petri Nets☆13Oct 26, 2022Updated 3 years ago
- LiteX-based gateware for LimeSDR boards.☆19Updated this week
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆15Mar 21, 2024Updated last year
- A multicore microprocessor test harness for measuring interference☆14Apr 16, 2020Updated 5 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- ☆15Jun 24, 2025Updated 8 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Testbenches for HDL projects☆22Updated this week
- ☆18Jun 17, 2020Updated 5 years ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 5 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- Using e-graphs for logic synthesis (ICCAD'25)☆32Feb 20, 2026Updated last week
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆18Nov 26, 2020Updated 5 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119May 14, 2025Updated 9 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Apr 17, 2024Updated last year
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- Polynormer: Polynomial-Expressive Graph Transformer in Linear Time (ICLR'24)☆42Apr 6, 2024Updated last year