kiabuzz / CompressedLUTLinks
A tool to generate optimized hardware files for univariate functions.
☆29Updated last year
Alternatives and similar repositories for CompressedLUT
Users that are interested in CompressedLUT are comparing it to the libraries listed below
Sorting:
- ☆60Updated 2 months ago
- ☆15Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆86Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated last month
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- DASS HLS Compiler☆29Updated last year
- A DSL for Systolic Arrays☆80Updated 6 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 5 months ago
- Next generation CGRA generator☆112Updated last week
- Project repo for the POSH on-chip network generator☆48Updated 3 months ago
- CGRA framework with vectorization support.☆32Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 9 months ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 3 months ago
- Public release☆53Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- ☆36Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆50Updated 3 months ago
- ☆59Updated this week
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆53Updated 2 months ago
- ☆43Updated 10 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago