Alternatives and similar repositories for spydrnet

Users that are interested in spydrnet are comparing it to the libraries listed below

• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 10 months ago
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆171Updated 3 months ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆162Updated last month
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆178Updated this week
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆99Updated 3 years ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆49Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆51Updated 7 months ago
• pkuzjx / eda-collection
  ☆107Updated 6 years ago
• pieter3d / simview
  ☆88Updated 2 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆120Updated 2 years ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆76Updated 4 months ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆219Updated 3 weeks ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆82Updated 3 years ago
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆93Updated last year
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆73Updated last year
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆126Updated 2 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆162Updated last month
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆150Updated this week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆156Updated last week
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆144Updated 2 years ago
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆63Updated 4 years ago
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆72Updated last year
• idea-fasoc / fasoc
  ☆56Updated 2 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆47Updated last year
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆220Updated 9 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆238Updated 3 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆126Updated this week