A flexible framework for analyzing and transforming FPGA netlists. Official repository.
☆110Feb 12, 2025Updated last year
Alternatives and similar repositories for spydrnet
Users that are interested in spydrnet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆44Oct 21, 2019Updated 6 years ago
- D3.js and ELK based schematic visualizer☆116Feb 27, 2024Updated 2 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Tools for working with circuits as graphs in python☆127Nov 17, 2023Updated 2 years ago
- A c project for EDIF format parse.☆14May 10, 2016Updated 9 years ago
- ☆16Jan 25, 2026Updated 2 months ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- EDIF netlist checker tool☆27Oct 24, 2022Updated 3 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 9 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆46Sep 13, 2024Updated last year
- GNN-RE datasets for circuit recognition☆58May 16, 2023Updated 2 years ago
- Bitstream relocation and manipulation tool.☆51Feb 20, 2026Updated last month
- ☆22Mar 5, 2022Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Jun 3, 2025Updated 9 months ago
- Next generation CGRA generator☆119Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 3 weeks ago
- ☆16Aug 21, 2019Updated 6 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- VHDL synthesis (based on ghdl)☆356Mar 14, 2026Updated 2 weeks ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Mar 6, 2026Updated 3 weeks ago
- magma circuits☆265Oct 19, 2024Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- draws an SVG schematic from a JSON netlist☆777Jan 25, 2024Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Photonic Integrated ELectronics. Microservices to codesign photonics, electronics, quantum, and more.☆59Jul 1, 2025Updated 8 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆226Updated this week
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Build Customized FPGA Implementations for Vivado☆359Updated this week
- FOS - FPGA Operating System☆74Oct 22, 2020Updated 5 years ago
- An abstraction library for interfacing EDA tools☆756Updated this week
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago