A flexible framework for analyzing and transforming FPGA netlists. Official repository.
☆117Apr 27, 2026Updated 6 months ago
Alternatives and similar repositories for spydrnet
Users that are interested in spydrnet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆48Oct 21, 2019Updated 7 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Oct 18, 2026Updated 2 weeks ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Tools for working with circuits as graphs in python☆132Nov 17, 2023Updated 2 years ago
- D3.js and ELK based schematic visualizer☆124May 13, 2026Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆16Aug 21, 2019Updated 7 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆255Updated this week
- A simple BLIF (berkeley logic interchange format) parser☆11Dec 11, 2023Updated 2 years ago
- Cross EDA Abstraction and Automation☆46Updated this week
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Framework Open EDA Gui☆75Dec 11, 2024Updated last year
- ☆16Jan 25, 2026Updated 9 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A c project for EDIF format parse.☆14May 10, 2016Updated 10 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆26Dec 17, 2019Updated 6 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆124Updated this week
- Open-source FPGA research and prototyping framework.☆213Aug 8, 2024Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- EDIF netlist checker tool☆27Oct 24, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- Bitstream relocation and manipulation tool.☆56Feb 20, 2026Updated 8 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆227Oct 16, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆478Updated this week
- An example that shows how to map a design to a custom cell library.☆16Mar 28, 2023Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,282Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆313Updated this week
- ☆13Jul 3, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- mantle library☆44Dec 20, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆805Sep 15, 2026Updated last month
- VHDL synthesis (based on ghdl)☆369Updated this week
- ☆22Mar 5, 2022Updated 4 years ago
- Next generation CGRA generator☆120Updated this week
- FOS - FPGA Operating System☆74Oct 22, 2020Updated 6 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago