byuccl / spydrnet

Related projects: ⓘ

• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆191Updated last month
• dawsonjon / verilog-math
  Mathematical Functions in Verilog
  ☆82Updated 3 years ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆48Updated 2 months ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆45Updated last week
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆66Updated last week
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆52Updated 11 months ago
• The-OpenROAD-Project / OpenROAD-flow
  ☆66Updated this week
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆69Updated 2 months ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆94Updated last week
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆84Updated 4 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆88Updated 2 weeks ago
• chipsalliance / UHDM-integration-tests
  ☆30Updated 11 months ago
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆51Updated 3 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆36Updated 5 months ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆58Updated this week
• sgherbst / anasymod
  A framework for FPGA emulation of mixed-signal systems
  ☆33Updated 3 years ago
• alainmarcel / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…
  ☆25Updated last week
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆106Updated 10 months ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆79Updated 2 years ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆130Updated 3 months ago
• pieter3d / simview
  ☆76Updated 6 months ago
• Kuree / pysv
  Running Python code in SystemVerilog
  ☆61Updated last month
• sgherbst / svreal
  Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
  ☆42Updated 3 years ago
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆30Updated 3 months ago
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆131Updated last month
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆94Updated 3 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆49Updated 9 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆107Updated last year
• antmicro / cocotb-verilator-build
  ☆25Updated last year
• verilator / verilator-announce
  Announcements related to Verilator
  ☆37Updated 4 years ago