A flexible framework for analyzing and transforming FPGA netlists. Official repository.
☆114Apr 27, 2026Updated last month
Alternatives and similar repositories for spydrnet
Users that are interested in spydrnet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆44Oct 21, 2019Updated 6 years ago
- D3.js and ELK based schematic visualizer☆119May 13, 2026Updated 2 weeks ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tools for working with circuits as graphs in python☆129Nov 17, 2023Updated 2 years ago
- A c project for EDIF format parse.☆14May 10, 2016Updated 10 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated 11 months ago
- ☆15Jan 25, 2026Updated 4 months ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 6 months ago
- EDIF netlist checker tool☆27Oct 24, 2022Updated 3 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆237May 21, 2026Updated last week
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated last week
- ☆46Sep 13, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Updated this week
- Bitstream relocation and manipulation tool.☆53Feb 20, 2026Updated 3 months ago
- ☆22Mar 5, 2022Updated 4 years ago
- GNN-RE datasets for circuit recognition☆59May 16, 2023Updated 3 years ago
- Next generation CGRA generator☆120May 22, 2026Updated last week
- ☆16Aug 21, 2019Updated 6 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Build Customized FPGA Implementations for Vivado☆376May 21, 2026Updated last week
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- VHDL synthesis (based on ghdl)☆362May 14, 2026Updated 2 weeks ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆453Apr 5, 2026Updated last month
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- magma circuits☆265Oct 19, 2024Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 3 months ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- draws an SVG schematic from a JSON netlist☆794Jan 25, 2024Updated 2 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- FOS - FPGA Operating System☆74Oct 22, 2020Updated 5 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆259May 21, 2026Updated last week