A flexible framework for analyzing and transforming FPGA netlists. Official repository.
☆116Apr 27, 2026Updated 4 months ago
Alternatives and similar repositories for spydrnet
Users that are interested in spydrnet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆48Oct 21, 2019Updated 6 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- D3.js and ELK based schematic visualizer☆122May 13, 2026Updated 3 months ago
- ☆16Aug 21, 2019Updated 7 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Cross EDA Abstraction and Automation☆42Aug 12, 2026Updated 3 weeks ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- ☆16Jan 25, 2026Updated 7 months ago
- Tools for working with circuits as graphs in python☆131Nov 17, 2023Updated 2 years ago
- A c project for EDIF format parse.☆14May 10, 2016Updated 10 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated last year
- EDIF netlist checker tool☆27Oct 24, 2022Updated 3 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation