utisam / blifLinks
A library to parse BLIF (Berkeley Logic Interchange Format) files.
☆10Updated 10 years ago
Alternatives and similar repositories for blif
Users that are interested in blif are comparing it to the libraries listed below
Sorting:
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- A SystemVerilog source file pickler.☆60Updated 11 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆218Updated last month
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- ☆67Updated 2 years ago
- FPGA tool performance profiling☆102Updated last year
- ☆99Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated this week
- Fabric generator and CAD tools.☆197Updated last week
- ☆108Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated this week
- Next generation CGRA generator☆115Updated this week
- Home of the Advanced Interface Bus (AIB) specification.☆55Updated 3 years ago
- ☆54Updated 6 months ago