ztgao / ConvNN_FPGA_AcceleratorView external linksLinks
☆14Dec 17, 2015Updated 10 years ago
Alternatives and similar repositories for ConvNN_FPGA_Accelerator
Users that are interested in ConvNN_FPGA_Accelerator are comparing it to the libraries listed below
Sorting:
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 11 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Dec 17, 2015Updated 10 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Jan 23, 2016Updated 10 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆54Jun 28, 2018Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- vector accelerating unit☆35Dec 1, 2020Updated 5 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- Implementation of NIPS2023: Unleashing the Full Potential of Product Quantization for Large-Scale Image Retrieva☆11Nov 12, 2024Updated last year
- 【例程】国产高云FPGA 开发板及其工程☆43Feb 2, 2026Updated last week
- MAERI public release☆31Sep 8, 2021Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 5 years ago
- Code for "Computer Architecture" in 2020 Spring.☆28Jun 20, 2020Updated 5 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- Releasing open-sourced version of the code used in the paper "Perceptron-based Prefetch Filtering (ISCA 2019)"☆10May 27, 2022Updated 3 years ago
- Repositorio utilizado para el Curso de Hadoop en Platzi☆11Dec 9, 2020Updated 5 years ago
- ☆10Oct 3, 2018Updated 7 years ago
- A C# program that takes pictures at different focus distances and reconstructs a 3D model from the stack☆29Nov 22, 2013Updated 12 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- ML.NET playground☆13Jun 14, 2019Updated 6 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- SATA SSD simulator from EssenCloud☆11Apr 18, 2017Updated 8 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- A simple script to plot the Roofline model for given HW platforms and applications☆10Aug 22, 2024Updated last year
- ☆45Apr 11, 2017Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Jan 12, 2016Updated 10 years ago
- USB Full Speed PHY☆48May 3, 2020Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- xk265：HEVC/H.265 Video Encoder IP Core (RTL)☆269Apr 9, 2023Updated 2 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- PlutoSDR BSP build system based on buildroot☆10Sep 19, 2017Updated 8 years ago