Alternatives and similar repositories for ssd-controller:

Users that are interested in ssd-controller are comparing it to the libraries listed below

• fpgasystems / groundhog
  Groundhog - Serial ATA Host Bus Adapter
  ☆21Updated 6 years ago
• oscc-ip / sdram
  An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …
  ☆15Updated last week
• maswx / vu13p_corundum
  corundum work on vu13p
  ☆18Updated last year
• pulp-platform / serial_link
  A simple, scalable, source-synchronous, all-digital DDR link
  ☆22Updated 2 weeks ago
• giuseppedongiovanni / nvme_comp_storage
  Computational Storage Device based on the open source project OpenSSD.
  ☆20Updated 4 years ago
• ljgibbslf / basic_cache_core
  ☆25Updated 4 years ago
• iammituraj / skid_buffer
  Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.
  ☆17Updated 6 months ago
• DUNE / pl-nvme
  ☆27Updated 4 years ago
• pulp-platform / axi_llc
  ☆23Updated last month
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆43Updated last year
• SanjayRai / PCIE_AXI_BRIDGE
  Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices
  ☆29Updated 8 years ago
• antmicro / openssd-nvme
  ☆18Updated 3 years ago
• FDU-ME-ARC / NVMeCHA
  ☆14Updated 3 years ago
• LCAI-TIHU / HW
  LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…
  ☆36Updated 2 years ago
• chipsalliance / aib-protocols
  ☆25Updated last year
• WangXuan95 / FPGA-QOI
  An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。
  ☆20Updated 5 months ago
• UCLA-VAST / HT-Deflate-FPGA
  ☆14Updated 2 years ago
• Reconfigurable-Computing / HLStoFPGA
  ☆12Updated 2 years ago
• yu-zou / DirectNVM
  An open-source RTL NVMe controller IP for Xilinx FPGA.
  ☆45Updated 3 years ago
• mcrl / NVMe
  ☆25Updated last year
• Xilinx / pcie-model
  PCI Express controller model
  ☆48Updated 2 years ago
• sunyata000 / AMY_MCU
  A MCU implementation based PODES-M0O
  ☆18Updated 5 years ago
• hellgate202 / crc_calc
  Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
  ☆12Updated 5 years ago
• FPGA-Networking / HyperParser
  ☆29Updated 2 years ago
• dineshannayya / yifive_r0
  A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program
  ☆17Updated last year
• slaclab / axi-pcie-core
  ☆21Updated this week
• adki / cosim_bfm_library
  HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI
  ☆30Updated last month
• mwrnd / innova2_xcku15p_ddr4_bram_gpio
  XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA
  ☆17Updated 11 months ago
• luinaudt / deparser
  ☆16Updated 3 years ago