Alternatives and similar repositories for ssd-controller:

Users that are interested in ssd-controller are comparing it to the libraries listed below

• maswx / vu13p_corundum
  corundum work on vu13p
  ☆18Updated last year
• giuseppedongiovanni / nvme_comp_storage
  Computational Storage Device based on the open source project OpenSSD.
  ☆19Updated 4 years ago
• fpgasystems / groundhog
  Groundhog - Serial ATA Host Bus Adapter
  ☆21Updated 6 years ago
• DUNE / pl-nvme
  ☆27Updated 4 years ago
• FDU-ME-ARC / NVMeCHA
  ☆14Updated 3 years ago
• yu-zou / DirectNVM
  An open-source RTL NVMe controller IP for Xilinx FPGA.
  ☆44Updated 3 years ago
• pulp-platform / serial_link
  A simple, scalable, source-synchronous, all-digital DDR link
  ☆21Updated last month
• iammituraj / skid_buffer
  Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.
  ☆14Updated 4 months ago
• UCLA-VAST / HT-Deflate-FPGA
  ☆14Updated 2 years ago
• hellgate202 / crc_calc
  Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
  ☆12Updated 5 years ago
• alexforencich / dma-bench
  ☆25Updated 2 years ago
• brandonhamilton / GPGPU
  General Purpose Graphics Processing Unit (GPGPU) IP Core
  ☆11Updated 10 years ago
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆43Updated last year
• antmicro / nvme-verilog-pcie
  ☆53Updated 2 years ago
• enjoy-digital / litex_verilog_axi_test
  Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.
  ☆16Updated 2 years ago
• openasic-org / xkDLA
  xkDLA：XinKai Deep Learning Accelerator (RTL)
  ☆26Updated last year
• luinaudt / deparser
  ☆16Updated 3 years ago
• pulp-platform / axi_llc
  ☆21Updated last week
• oscc-ip / sdram
  An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …
  ☆14Updated this week
• corundum / verilog-pcie
  Verilog PCI express components
  ☆20Updated last year
• IObundle / iob-lib
  Verilog Modules and Python Scripts for Creating IP Core Build Directories
  ☆29Updated last year
• mcrl / NVMe
  ☆24Updated last year
• pulp-platform / hier-icache
  ☆11Updated 10 months ago
• WangXuan95 / FPGA-QOI
  An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。
  ☆20Updated 4 months ago
• Reconfigurable-Computing / HLStoFPGA
  ☆12Updated 2 years ago
• LCAI-TIHU / HW
  LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…
  ☆33Updated 2 years ago
• freecores / axi_master
  Generic AXI master stub
  ☆19Updated 10 years ago
• Xilinx / pcie-model
  PCI Express controller model
  ☆47Updated 2 years ago
• antmicro / openssd-nvme
  ☆16Updated 3 years ago
• esnet / esnet-fpga-library
  ESnet general-purpose FPGA design library.
  ☆12Updated 3 weeks ago