MaharshSuryawala / Image-Compression
Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.
☆14Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Image-Compression
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆45Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆53Updated 2 months ago
- This is a demo for still image compression application☆12Updated 6 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆29Updated 2 years ago
- AXI Interconnect☆45Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆20Updated 4 years ago
- Image processing on FPGA using verilog☆20Updated last year
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆16Updated 6 years ago
- Xilinx AXI VIP example of use☆31Updated 3 years ago
- Hardware implementation of HDR image producing algorithm☆15Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆35Updated 7 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆12Updated 2 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆29Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆35Updated 11 months ago
- A 2D convolution hardware implementation written in Verilog☆42Updated 3 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆23Updated last year
- ☆15Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆16Updated 4 years ago
- fpga跑sobel识别算法☆26Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆40Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆51Updated 8 years ago
- ☆21Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆28Updated 2 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆20Updated 2 years ago
- ☆14Updated last year