Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.
☆18Aug 31, 2020Updated 6 years ago
Alternatives and similar repositories for Image-Compression
Users that are interested in Image-Compression are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆37Apr 21, 2021Updated 5 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- ☆18Jul 23, 2018Updated 8 years ago
- JPEG2000 compression coder on Xilinx Virtex 5 FPGA☆20Jul 17, 2013Updated 13 years ago
- Time to Digital Converter on an FPGA☆11Oct 19, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- 轻量级跨平台 Verilog 仿真工程管理器，支持 Node cli 和 VS Code 扩展☆16Oct 16, 2026Updated 2 weeks ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆347Sep 18, 2024Updated 2 years ago
- Template for VLP16☆11Apr 29, 2019Updated 7 years ago
- Fully connected dense neural network in SystemVerilog, synthesisable to an FPGA for neural network computation acceleration☆17Mar 15, 2023Updated 3 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- ☆12Aug 25, 2022Updated 4 years ago
- Implementation of JPEG Compression on an FPGA☆19May 10, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI4-Lite UART IP core☆14May 29, 2023Updated 3 years ago
- JPEG Encoder Verilog☆84Oct 31, 2022Updated 4 years ago
- Qt 5.11.2, BASLER Pylon 5☆11Apr 27, 2022Updated 4 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- Implementation of tappped delay line TDC on FPGA☆16Dec 28, 2022Updated 3 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 8 years ago
- The CNN based on the Xilinx Vivado HLS☆37Oct 27, 2021Updated 5 years ago
- ☆17Dec 15, 2017Updated 8 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ZCU102 two IMX274 camera design.☆12Feb 3, 2023Updated 3 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 7 years ago
- A library that offers functionality to use Decawave's DW1000 chips/modules with Arduino.☆14Jan 18, 2022Updated 4 years ago
- Official code for "CSCE-Net: Cross-Scale Context Extracted Hashing for Fine-Grained Image Binary Encoding"☆12Jun 1, 2023Updated 3 years ago
- Tài liệu gửi trước chuẩn bị cho chương trình Trại hè Toán và Khoa học MaSSP 2018.☆14Aug 17, 2018Updated 8 years ago
- This library interfaces with the Texas Instruments BQ27441 Battery Fuel Gauge using i2c☆13Nov 29, 2023Updated 2 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- ☆19Apr 1, 2025Updated last year
- Toy OFDM Communication System with FPGA☆12Dec 13, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- Video compression systems☆24Jul 17, 2014Updated 12 years ago
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆78Sep 30, 2026Updated last month
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆72May 8, 2020Updated 6 years ago
- Digital Logic Lecture Final Project in the first term of year 2020-21☆11Jan 25, 2021Updated 5 years ago
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 6 years ago