MaharshSuryawala / Image-CompressionLinks
Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.
☆17Updated 5 years ago
Alternatives and similar repositories for Image-Compression
Users that are interested in Image-Compression are comparing it to the libraries listed below
Sorting:
- AHB DMA 32 / 64 bits☆59Updated 11 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆71Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆64Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆97Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆61Updated 9 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- ☆38Updated 10 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆51Updated 5 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆36Updated 3 years ago
- AXI总线连接器☆105Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- AXI Interconnect☆56Updated 4 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Updated 8 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆50Updated 6 years ago
- RTL Verilog library for various DSP modules☆94Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Updated 4 years ago
- APB to I2C☆43Updated 11 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆43Updated 3 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆30Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆136Updated 4 years ago
- Implementation of the PCIe physical layer☆60Updated 6 months ago
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Updated 4 years ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Updated last month
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆150Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆74Updated 3 years ago
- JPEG Encoder Verilog☆80Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago