MaharshSuryawala / Image-CompressionLinks
Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.
☆16Updated 4 years ago
Alternatives and similar repositories for Image-Compression
Users that are interested in Image-Compression are comparing it to the libraries listed below
Sorting:
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆58Updated 3 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆49Updated 6 years ago
- AXI Interconnect☆52Updated 4 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- round robin arbiter☆75Updated 11 years ago
- ☆36Updated 10 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- AXI总线连接器☆103Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆36Updated 4 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- APB to I2C☆44Updated 11 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- Generic AXI to AHB bridge☆17Updated 11 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆56Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆64Updated 2 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- Verification IP for APB protocol☆69Updated 4 years ago