MaharshSuryawala / Image-CompressionLinks
Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.
☆16Updated 5 years ago
Alternatives and similar repositories for Image-Compression
Users that are interested in Image-Compression are comparing it to the libraries listed below
Sorting:
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- ☆37Updated 10 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- SDRAM controller with AXI4 interface☆97Updated 6 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆59Updated 3 years ago
- APB to I2C☆43Updated 11 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- AXI总线连接器☆103Updated 5 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆138Updated 2 years ago
- AXI Interconnect☆52Updated 4 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Pipeline FFT Implementation in Verilog HDL☆132Updated 6 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆29Updated last year
- Generic AXI to AHB bridge☆17Updated 11 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 2 years ago
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆68Updated 5 years ago