TheMozg / spi-amba-simulationLinks
ITMO SystemC & Verilog assignments - AMBA AHB and SPI
☆21Updated 7 years ago
Alternatives and similar repositories for spi-amba-simulation
Users that are interested in spi-amba-simulation are comparing it to the libraries listed below
Sorting:
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- ☆20Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- Implementation of the PCIe physical layer☆49Updated last month
- ☆21Updated 5 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- DOULOS Easier UVM Code Generator☆35Updated 8 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆23Updated last month
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆24Updated 6 months ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆34Updated 3 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- AXI Interconnect☆52Updated 4 years ago
- ☆26Updated 4 years ago
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆17Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- CORE-V MCU UVM Environment and Test Bench☆22Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- ☆21Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆30Updated 5 years ago