TheMozg / spi-amba-simulationLinks
ITMO SystemC & Verilog assignments - AMBA AHB and SPI
☆21Updated 7 years ago
Alternatives and similar repositories for spi-amba-simulation
Users that are interested in spi-amba-simulation are comparing it to the libraries listed below
Sorting:
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆20Updated 2 years ago
- ☆26Updated 4 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- ☆21Updated 5 years ago
- DMA Hardware Description with Verilog☆17Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- General Purpose AXI Direct Memory Access☆58Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆26Updated 7 months ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆34Updated 4 months ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- AXI Interconnect☆52Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆30Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- ☆16Updated 6 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- ☆23Updated 2 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- 异步FIFO的内部实现☆24Updated 7 years ago