Lianghao-Yuan / AHB_Bus_MatrixView external linksLinks
☆38Aug 12, 2015Updated 10 years ago
Alternatives and similar repositories for AHB_Bus_Matrix
Users that are interested in AHB_Bus_Matrix are comparing it to the libraries listed below
Sorting:
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆20Jul 29, 2014Updated 11 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Aug 8, 2017Updated 8 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- ☆18Aug 11, 2022Updated 3 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47May 10, 2024Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- AMBA bus lecture material☆508Jan 21, 2020Updated 6 years ago
- An Ethernet MAC conforming to IEEE 802.3☆23May 13, 2017Updated 8 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- ☆14Jun 30, 2019Updated 6 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago