Small and simple, primitive SoC with GPU, CPU, RAM, GPIO
☆14Dec 29, 2016Updated 9 years ago
Alternatives and similar repositories for simple_SoC
Users that are interested in simple_SoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Public roadmap, bug and feature request tracker for Amixr Incident Management 🚀☆11Jun 12, 2023Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- VGA LCD Core (OpenCores)☆14May 22, 2018Updated 7 years ago
- ☆19Aug 11, 2022Updated 3 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 10 months ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆22Nov 21, 2022Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 6 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- 基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instructi…☆17Apr 24, 2021Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- Modular Multi-ported SRAM-based Memory☆32Nov 8, 2024Updated last year
- ☆21Sep 26, 2025Updated 5 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- ☆20Jun 5, 2018Updated 7 years ago
- ☆11Nov 13, 2022Updated 3 years ago
- Django application for managing object level permissions and generic groups☆38Oct 9, 2024Updated last year
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆22Dec 5, 2025Updated 3 months ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆15Oct 18, 2014Updated 11 years ago
- ☆11Mar 10, 2023Updated 3 years ago
- ☆10Nov 4, 2022Updated 3 years ago