Small and simple, primitive SoC with GPU, CPU, RAM, GPIO
☆14Dec 29, 2016Updated 9 years ago
Alternatives and similar repositories for simple_SoC
Users that are interested in simple_SoC are comparing it to the libraries listed below
Sorting:
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- ☆19Aug 11, 2022Updated 3 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- 基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instructi…☆17Apr 24, 2021Updated 4 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- ☆11May 31, 2016Updated 9 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 9 months ago
- The Frontend Of TeaParty☆11Mar 25, 2023Updated 2 years ago
- launchpad smart contract create token, bonding curve, pool creation on solana☆11Aug 8, 2024Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- The next generation DEX on Solana. HydraSwap is dedicated to provide users with CEX-level trading experience.☆10Jun 5, 2021Updated 4 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Backend skeleton for Cardano Web3 hybrid dApps. This backend uses Express as server and MongoDB as user database. It provides a basic API…☆10Jun 8, 2023Updated 2 years ago
- Dungeon Loot multiple character game built on Solana, with NFT, DeFi and storefront☆11Oct 15, 2021Updated 4 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆10Feb 23, 2023Updated 3 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Ethereum Smart Contract - Proof of Work token☆10Jul 2, 2017Updated 8 years ago
- ☆11Nov 13, 2022Updated 3 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago