Corey-Maler / simple_SoCLinks
Small and simple, primitive SoC with GPU, CPU, RAM, GPIO
☆13Updated 8 years ago
Alternatives and similar repositories for simple_SoC
Users that are interested in simple_SoC are comparing it to the libraries listed below
Sorting:
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- ☆14Updated 6 years ago
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆14Updated 9 months ago
- FIR，FFT based on Verilog☆13Updated 7 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- Theia: ray graphic processing unit☆20Updated 11 years ago
- wifi☆11Updated 8 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago
- ☆16Updated 4 years ago
- ☆16Updated 6 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 6 months ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆16Updated 8 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- AXI4 with a FIFO integrated with VIP☆19Updated last year
- UVM testbench for verifying the Pulpino SoC☆13Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Updated 4 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- System on Chip verified with UVM/OSVVM/FV☆29Updated last month
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆48Updated 4 years ago
- Network on Chip for MPSoC☆26Updated last month
- 位宽和深度可定制的异步FIFO☆13Updated last year
- Direct Access Memory for MPSoC☆13Updated last month
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 5 months ago
- ☆12Updated 9 years ago
- Verification of Ethernet Switch System Verilog☆11Updated 8 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago