Corey-Maler / simple_SoC
Small and simple, primitive SoC with GPU, CPU, RAM, GPIO
☆13Updated 8 years ago
Alternatives and similar repositories for simple_SoC:
Users that are interested in simple_SoC are comparing it to the libraries listed below
- ☆14Updated 5 years ago
- SoC Based on ARM Cortex-M3☆25Updated this week
- Basic floating-point components for RISC-V processors☆9Updated 7 years ago
- Hardware Description Language Translator☆16Updated 3 weeks ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- AXI X-Bar☆19Updated 4 years ago
- ☆16Updated 5 years ago
- wifi☆11Updated 7 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- AXI4 with a FIFO integrated with VIP☆15Updated 10 months ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 4 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆20Updated 3 weeks ago
- Network on Chip for MPSoC☆25Updated 3 weeks ago
- DDR4 Simulation Project in System Verilog☆32Updated 10 years ago
- Generic AXI master stub☆19Updated 10 years ago
- Direct Access Memory for MPSoC☆12Updated 3 weeks ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 4 years ago
- System on Chip verified with UVM/OSVVM/FV☆23Updated 3 weeks ago
- ☆18Updated 4 years ago
- ☆16Updated 4 years ago
- Implementation of the PCIe physical layer☆32Updated this week
- Connecting SystemC with SystemVerilog☆37Updated 12 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆11Updated 3 months ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆15Updated 7 years ago