Small and simple, primitive SoC with GPU, CPU, RAM, GPIO
☆16Dec 29, 2016Updated 9 years ago
Alternatives and similar repositories for simple_SoC
Users that are interested in simple_SoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GPIO IP core from opencores.☆12May 22, 2014Updated 12 years ago
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆17Oct 21, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- Public roadmap, bug and feature request tracker for Amixr Incident Management 🚀☆11Jun 12, 2023Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- ☆20Aug 22, 2022Updated 4 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 12 years ago
- ☆19Aug 11, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆12Feb 16, 2019Updated 7 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆72May 8, 2020Updated 6 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆23Nov 21, 2022Updated 3 years ago
- SoC Based on ARM Cortex-M3☆40May 16, 2025Updated last year
- A tiniest ASIC GPU that can render only two texture mapped triangles☆31Jan 2, 2026Updated 9 months ago
- Alibaba Cloud DDNS for PHP☆12Apr 2, 2022Updated 4 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 7 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 3 years ago
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 13 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 4 years ago
- ☆14Jul 14, 2015Updated 11 years ago
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instruction set:single-cycle, multi-cycle, and a microsystem …☆16Apr 24, 2021Updated 5 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- ☆12Nov 4, 2025Updated 11 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆19Jun 5, 2018Updated 8 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- ☆14Nov 13, 2022Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 7 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- Open source GPU in VHDL☆35Feb 25, 2025Updated last year
- A GPU built from scratch which can render graphics and train ML models☆15Jul 4, 2026Updated 3 months ago