Corey-Maler / simple_SoC
Small and simple, primitive SoC with GPU, CPU, RAM, GPIO
☆13Updated 8 years ago
Alternatives and similar repositories for simple_SoC:
Users that are interested in simple_SoC are comparing it to the libraries listed below
- Hardware Description Language Translator☆16Updated this week
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆13Updated 6 months ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆8Updated last year
- AXI4 with a FIFO integrated with VIP☆18Updated last year
- AXI X-Bar☆19Updated 5 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆38Updated 3 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated this week
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 3 months ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- Theia: ray graphic processing unit☆20Updated 10 years ago
- A configurable general purpose graphics processing unit for☆11Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 3 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- ☆16Updated 6 years ago
- Hardware Formal Verification☆15Updated 4 years ago
- Network on Chip for MPSoC☆26Updated last week
- verilog/FPGA hardware description for very simple GPU☆17Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆19Updated 5 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆17Updated 8 months ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- Simple single-port AXI memory interface☆41Updated 10 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆54Updated 3 months ago
- SoC Based on ARM Cortex-M3☆30Updated 3 weeks ago