General Purpose IO with APB4 interface
☆15May 10, 2024Updated last year
Alternatives and similar repositories for apb4_gpio
Users that are interested in apb4_gpio are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- Platform Level Interrupt Controller☆46May 10, 2024Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Dec 5, 2014Updated 11 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- AXI Stream UART (verilog)☆12Oct 3, 2019Updated 6 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆27Apr 29, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- Resource for Concourse CI to send messages to Telegram☆17Mar 12, 2025Updated last year
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 5 months ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- ECG signal quality classification☆11Sep 29, 2016Updated 9 years ago
- Convert original MNIST database from http://yann.lecun.com/exdb/mnist/ into CSV format☆13Jun 10, 2018Updated 7 years ago
- Annotate signal, timeseries, waveforms...☆10Aug 3, 2020Updated 5 years ago
- Add-on project for Chaste for modelling microvessels.☆10Aug 6, 2024Updated last year
- ☆10Nov 22, 2016Updated 9 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 14 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71May 30, 2022Updated 3 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- Docker image for PyTorch based on nvidia/cuda images☆15Feb 20, 2023Updated 3 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- A proposed method for automated diagnosis of various diseases based on heart rate variability (HRV) analysis and machine learning. HRV an…☆11Apr 9, 2020Updated 5 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- this is a cnn_net to achieve the goal of using ppg to predict blood pressure☆10Jun 16, 2018Updated 7 years ago
- ☆36Sep 2, 2019Updated 6 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated 11 months ago
- ☆11Nov 13, 2022Updated 3 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- A simple Python implementation of Pan-Tompkins algorithm for QRS complex detection☆12Jul 21, 2016Updated 9 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- 基于脉搏波的亚健康手环☆12Jun 21, 2022Updated 3 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Solving hyperbolic PDEs using the Lax-Wendroff Scheme and a finite volume method.☆11Jun 6, 2018Updated 7 years ago
- Configurable curses text editor class☆25Oct 13, 2022Updated 3 years ago
- Perfect hash fn generator☆15Sep 27, 2013Updated 12 years ago