SPI通信实现FLASH读写
☆16Mar 18, 2020Updated 5 years ago
Alternatives and similar repositories for Verilog_spi_flash
Users that are interested in Verilog_spi_flash are comparing it to the libraries listed below
Sorting:
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- Mirror of the OpenFabrics NVMe Windows driver repository☆18Jul 11, 2017Updated 8 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated 2 weeks ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆69Nov 5, 2022Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆48Oct 24, 2021Updated 4 years ago
- ☆23Mar 27, 2022Updated 3 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- 用Altera FPGA芯片自制CPU☆43Aug 10, 2014Updated 11 years ago
- OpenMIPS——《自己动手写CPU》处理器部分☆22Mar 4, 2017Updated 9 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Mar 9, 2016Updated 10 years ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等☆30Nov 28, 2019Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- User Space NVMe Driver☆27May 19, 2016Updated 9 years ago
- ARM中通过APB总线连接的UART模块☆70Feb 21, 2020Updated 6 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆29Nov 9, 2015Updated 10 years ago
- Kernel mode to user mode dll injection.☆14Nov 10, 2024Updated last year
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆14May 26, 2017Updated 8 years ago
- Various projects of SPI loader module for xilinx fpga☆33Jul 20, 2020Updated 5 years ago
- synthesizable FFT IP block for FPGA designs☆32Apr 16, 2019Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 9 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 9 years ago
- FPGA implementation of the hector_slam algorithm using only lidar data☆10Jul 3, 2022Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- Computing calibrated prediction intervals for neural network regressors☆10May 28, 2019Updated 6 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- 二维码扫描、生成☆11Sep 6, 2013Updated 12 years ago
- A driver created to bypass the anti-cheat and r/w memory through it☆15Aug 3, 2024Updated last year
- Using STM32F103x and VS1053 module to play MP3 files☆12Sep 18, 2016Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆36Nov 11, 2017Updated 8 years ago
- 用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调☆43Mar 15, 2019Updated 6 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- Virtual I/O acceleration technologies for KVM☆15Sep 17, 2013Updated 12 years ago