SPI通信实现FLASH读写
☆17Mar 18, 2020Updated 6 years ago
Alternatives and similar repositories for Verilog_spi_flash
Users that are interested in Verilog_spi_flash are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Small (Q)SPI flash memory programmer in Verilog☆69Nov 5, 2022Updated 4 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- ☆14Aug 23, 2023Updated 3 years ago
- 基于FPGA的循迹小车☆12Nov 20, 2021Updated 4 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 用Altera FPGA芯片自制CPU☆42Aug 10, 2014Updated 12 years ago
- ARM中通过APB总线连接的UART模块☆73Feb 21, 2020Updated 6 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- A simple adder implementation and verification using UVM 1.2☆11Nov 19, 2019Updated 6 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 7 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆28Mar 9, 2016Updated 10 years ago
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆18May 26, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA简单入门☆13Nov 17, 2020Updated 5 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- FPGA implementation of the hector_slam algorithm using only lidar data☆10Jul 3, 2022Updated 4 years ago
- 基于FPGA设计的一个PID控制系统，完成对物体检测和运动控制；直流电机和步进电机驱动模块是可选的。☆13May 20, 2017Updated 9 years ago
- Histogram Equalization Implementation by MATLAB☆12Nov 15, 2016Updated 9 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆20Apr 17, 2021Updated 5 years ago
- Computing calibrated prediction intervals for neural network regressors☆10May 28, 2019Updated 7 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- hardware implement of huffman coding(written in verilog)☆15Jul 30, 2017Updated 9 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- 这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆103Sep 25, 2017Updated 9 years ago
- 新一代北斗卫星导航监测接收机的FPGA实现☆32May 17, 2016Updated 10 years ago
- Mirror of the OpenFabrics NVMe Windows driver repository☆18Jul 11, 2017Updated 9 years ago
- Verilog HDL code and Finite State Machine (FSM) for a simple ATM☆13Jul 26, 2020Updated 6 years ago
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆12Jun 9, 2019Updated 7 years ago
- Run Synopsys VCS in Docker, for ALL users on a shared server.☆11Feb 23, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Implementation of both, sequential and 5-stage pipelined x86 64-bit processor in Verilog, designed to handle data dependencies like load-…☆14Jul 11, 2023Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 9 years ago
- 那部点燃啥的电视剧，不是男主C++考试用Python几行画了个爱心吗 这里“复现”了一下爱心☆13Nov 12, 2022Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆23Jan 31, 2020Updated 6 years ago
- ☆19Mar 6, 2020Updated 6 years ago
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆37Nov 11, 2017Updated 8 years ago
- Prediction Intervals: Split Normal Mixture from Quality-Driven Deep Ensembles. Published at Uncertainty in AI (UAI) 2020.☆11Aug 31, 2020Updated 6 years ago