APB Timer Unit
☆13Oct 30, 2025Updated 3 months ago
Alternatives and similar repositories for apb_timer
Users that are interested in apb_timer are comparing it to the libraries listed below
Sorting:
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆26Sep 8, 2024Updated last year
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆59May 8, 2021Updated 4 years ago
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆35Mar 25, 2020Updated 5 years ago
- RISC-V Nox core☆71Jul 22, 2025Updated 7 months ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 5 years ago
- to study xilinx fpga using Zybo Z7-20 board☆14Mar 13, 2024Updated last year
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- The ASN.1 Compiler☆10Nov 14, 2023Updated 2 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- ☆11Mar 12, 2024Updated last year
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- APB to I2C☆43Jul 17, 2014Updated 11 years ago
- RISC-V Confidential VM Extension☆13Jan 14, 2026Updated last month
- Arizona State University CSE320☆11Mar 22, 2015Updated 10 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- This project hosts scripts to generate flat tables derived from OpenMRS data used for reporting purposes.☆11Nov 5, 2025Updated 3 months ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- ☆12Oct 29, 2012Updated 13 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- FPGA raycaster engine written in verilog☆12Apr 19, 2019Updated 6 years ago
- Native Linux KVM tool☆12Feb 4, 2026Updated 3 weeks ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Experimental linux kernel module to mirror evdev inputs☆16Aug 1, 2020Updated 5 years ago
- Synchronous FIFO Testbench☆11Apr 17, 2022Updated 3 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- FIFO implementation with different clock domains for read and write.☆14Aug 17, 2021Updated 4 years ago
- This is the repository for the tutorial that teaches how to set up a Universal application using Django and Nuxt.js☆11Feb 10, 2019Updated 7 years ago
- This is DreamOS C Version by lizhirui since 2021-05-18☆10Aug 23, 2021Updated 4 years ago
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- xv6 ported to x86_64.☆10Jan 9, 2021Updated 5 years ago