APB Timer Unit
☆13Oct 30, 2025Updated 4 months ago
Alternatives and similar repositories for apb_timer
Users that are interested in apb_timer are comparing it to the libraries listed below
Sorting:
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆26Sep 8, 2024Updated last year
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 6 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆63May 8, 2021Updated 4 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆36Mar 25, 2020Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 5 years ago
- APB to I2C☆43Jul 17, 2014Updated 11 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- RISC-V Nox core☆71Jul 22, 2025Updated 7 months ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆10Dec 9, 2023Updated 2 years ago
- Native Linux KVM tool☆12Feb 4, 2026Updated last month
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- RISC-V Confidential VM Extension☆14Jan 14, 2026Updated 2 months ago
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- CORE-V Family of RISC-V Cores☆340Feb 13, 2025Updated last year
- Rocket Chip Generator☆13Jul 31, 2021Updated 4 years ago
- Synchronous FIFO Testbench☆11Apr 17, 2022Updated 3 years ago
- Verification IP for UART protocol☆22Aug 3, 2020Updated 5 years ago
- ☆21Mar 5, 2023Updated 3 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- PLCT工具箱☆30May 29, 2022Updated 3 years ago