siorpaes / SimpleSoCLinks
Very simple Cortex-M1 SoC design based on ARM DesignStart
☆17Updated 3 years ago
Alternatives and similar repositories for SimpleSoC
Users that are interested in SimpleSoC are comparing it to the libraries listed below
Sorting:
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- ☆24Updated 2 weeks ago
- USB Full Speed PHY☆44Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Platform Level Interrupt Controller☆40Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- DDR3 SDRAM controller☆18Updated 10 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆24Updated 2 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated 9 months ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- IP Catalog for Raptor.☆12Updated 5 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- USB -> AXI Debug Bridge☆39Updated 3 years ago
- ☆15Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆26Updated 11 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- Wishbone interconnect utilities☆41Updated 3 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆11Updated last year
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Cortex-M0 DesignStart Wrapper☆18Updated 5 years ago
- ☆31Updated this week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago