siorpaes / SimpleSoCLinks
Very simple Cortex-M1 SoC design based on ARM DesignStart
☆17Updated 3 years ago
Alternatives and similar repositories for SimpleSoC
Users that are interested in SimpleSoC are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆28Updated 2 years ago
- ☆19Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆13Updated 4 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- This is a circular buffer controller used in FPGA.☆34Updated 9 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Updated 7 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- ☆30Updated 8 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 7 years ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- ☆26Updated 4 years ago
- Computational Storage Device based on the open source project OpenSSD.☆26Updated 4 years ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- ☆59Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated last year
- UART -> AXI Bridge☆61Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago