siorpaes / SimpleSoCLinks
Very simple Cortex-M1 SoC design based on ARM DesignStart
☆17Updated 3 years ago
Alternatives and similar repositories for SimpleSoC
Users that are interested in SimpleSoC are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Testbenches for HDL projects☆21Updated last week
- Verilog CAN controller that is compatible to the SJA 1000.☆15Updated 4 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- ☆34Updated last year
- Ethernet MAC 10/100 Mbps☆28Updated 3 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Computational Storage Device based on the open source project OpenSSD.☆28Updated 5 years ago
- ☆19Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- ☆36Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆31Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 8 months ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆75Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago