siorpaes / SimpleSoCLinks
Very simple Cortex-M1 SoC design based on ARM DesignStart
☆17Updated 3 years ago
Alternatives and similar repositories for SimpleSoC
Users that are interested in SimpleSoC are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Platform Level Interrupt Controller☆41Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- ☆59Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated 3 weeks ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆24Updated 2 years ago
- ☆26Updated 2 weeks ago
- ☆14Updated 2 months ago
- ☆26Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- UART models for cocotb☆29Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆21Updated last year
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated 10 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated last year
- ☆39Updated last year
- ☆33Updated 2 years ago