aignacio / ahb_lite_bus
AHB Bus lite v3.0
☆15Updated 5 years ago
Alternatives and similar repositories for ahb_lite_bus:
Users that are interested in ahb_lite_bus are comparing it to the libraries listed below
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- AXI Interconnect☆47Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- SoC Based on ARM Cortex-M3☆29Updated 2 weeks ago
- ☆25Updated 3 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- ☆36Updated 9 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- ☆21Updated 5 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆36Updated 2 years ago
- ☆19Updated 2 years ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- DDR3 function verification environment in UVM☆23Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆13Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆50Updated last year
- Build an open source, extremely simple DMA.☆21Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆21Updated 8 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆19Updated last month
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago