aignacio / ahb_lite_busLinks
AHB Bus lite v3.0
☆16Updated 6 years ago
Alternatives and similar repositories for ahb_lite_bus
Users that are interested in ahb_lite_bus are comparing it to the libraries listed below
Sorting:
- ☆21Updated last month
- ☆20Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- ☆13Updated 6 years ago
- AXI Interconnect☆52Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆15Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- ☆36Updated 10 years ago
- ☆21Updated 5 years ago
- ☆26Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆21Updated 6 years ago
- Generic AXI master stub☆19Updated 11 years ago
- Implementation of the PCIe physical layer☆48Updated last month
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆18Updated 2 weeks ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago