janschiefer / verilog_spiView external linksLinks
A simple Verilog SPI master / slave implementation featuring all 4 modes.
☆75Dec 7, 2020Updated 5 years ago
Alternatives and similar repositories for verilog_spi
Users that are interested in verilog_spi are comparing it to the libraries listed below
Sorting:
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆14Dec 26, 2023Updated 2 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Jun 27, 2021Updated 4 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Connecting FPGA and Arduino using SPI.☆25Apr 30, 2022Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 7 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆20Dec 15, 2019Updated 6 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Nov 21, 2017Updated 8 years ago
- SPI Master for FPGA - VHDL and Verilog☆326Aug 22, 2023Updated 2 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- Simple 8-bit UART realization on Verilog HDL.☆115Apr 27, 2024Updated last year
- A simple implementation of a UART modem in Verilog.☆174Nov 10, 2021Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Aug 31, 2020Updated 5 years ago
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- Virtual USB printer to use for testing☆11Aug 14, 2018Updated 7 years ago
- USB2.0 Verilog☆19Apr 21, 2019Updated 6 years ago
- A Verilog RTL model of a simple 8-bit RISC processor☆17Jan 15, 2019Updated 7 years ago
- 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆134Feb 3, 2026Updated last week
- Verilog SPI master and slave☆62Jan 4, 2016Updated 10 years ago
- ☆10Jun 7, 2022Updated 3 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- A collection of demonstration digital filters☆166Jan 18, 2024Updated 2 years ago
- ☆15Jan 9, 2022Updated 4 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated 11 months ago
- 2014 UCSC Extension FPGA class☆20Oct 23, 2015Updated 10 years ago
- An example of Windows NT Native API application and kernel driver☆22Feb 10, 2020Updated 6 years ago
- SPI Slave for FPGA in Verilog and VHDL☆221May 11, 2024Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆68Nov 5, 2022Updated 3 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆26Apr 29, 2024Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- A very simple VGA controller written in verilog☆25Jun 1, 2012Updated 13 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Dec 5, 2014Updated 11 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆145Dec 2, 2019Updated 6 years ago