janschiefer / verilog_spiLinks
A simple Verilog SPI master / slave implementation featuring all 4 modes.
☆68Updated 4 years ago
Alternatives and similar repositories for verilog_spi
Users that are interested in verilog_spi are comparing it to the libraries listed below
Sorting:
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.