janschiefer / verilog_spi
A simple Verilog SPI master / slave implementation featuring all 4 modes.
☆50Updated 4 years ago
Alternatives and similar repositories for verilog_spi:
Users that are interested in verilog_spi are comparing it to the libraries listed below
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- Verilog SPI master and slave☆50Updated 9 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆13Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆65Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆65Updated 2 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆22Updated 2 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆24Updated 6 years ago
- USB 2.0 Device IP Core☆59Updated 7 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago
- Must-have verilog systemverilog modules☆30Updated 2 years ago
- ☆35Updated 9 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- DDR2 memory controller written in Verilog☆73Updated 12 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 10 years ago
- RTL Verilog library for various DSP modules☆84Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- configurable cordic core in verilog☆48Updated 10 years ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆33Updated 10 months ago
- SDRAM controller with AXI4 interface☆87Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆31Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆59Updated 2 years ago
- I2C controller core☆38Updated 2 years ago
- I2C Master and Slave☆32Updated 9 years ago
- PCIE 5.0 Graduation project (Verification Team)☆61Updated last year
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆31Updated 3 years ago