janschiefer / verilog_spiLinks
A simple Verilog SPI master / slave implementation featuring all 4 modes.
☆55Updated 4 years ago
Alternatives and similar repositories for verilog_spi
Users that are interested in verilog_spi are comparing it to the libraries listed below
Sorting:
- Verilog SPI master and slave☆54Updated 9 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- I2C controller core☆43Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆35Updated 4 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆70Updated 3 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- All digital PLL☆28Updated 7 years ago
- ☆13Updated 3 years ago