janschiefer / verilog_spi
A simple Verilog SPI master / slave implementation featuring all 4 modes.
☆50Updated 4 years ago
Alternatives and similar repositories for verilog_spi:
Users that are interested in verilog_spi are comparing it to the libraries listed below
- UART -> AXI Bridge☆60Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- Verilog SPI master and slave☆50Updated 9 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆33Updated 10 months ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆22Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆65Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- AHB DMA 32 / 64 bits☆53Updated 10 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 10 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago
- Asynchronous fifo in verilog☆33Updated 8 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆18Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆32Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆48Updated 11 months ago
- Verilog digital signal processing components☆129Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆61Updated last year
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- DDR2 memory controller written in Verilog☆73Updated 13 years ago