Alternatives and similar repositories for usb_sniffer:

Users that are interested in usb_sniffer are comparing it to the libraries listed below

• ultraembedded / usb2sniffer
  USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)
  ☆55Updated 4 years ago
• enjoy-digital / daisho
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆87Updated 5 years ago
• ObKo / USBCore
  USB Full-Speed/Hi-Speed Device Controller core for FPGA
  ☆32Updated 4 years ago
• regymm / ymmcu-ft2232
  FT2232HL JTAG & UART Downloader
  ☆14Updated 3 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆53Updated 2 years ago
• Icenowy / USB-Blaster-GCC
  Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.
  ☆43Updated 6 years ago
• mithro / ixo-usb-jtag
  usb-jtag - Altera USB Blaster Emulation with a FX2
  ☆70Updated 3 years ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆61Updated 6 years ago
• hydrausb3 / wch-ch569-serdes
  WCH CH569 SerDes Reverse Engineering
  ☆26Updated 2 years ago
• mmicko / prjtang
  Documenting the Anlogic FPGA bit-stream format.
  ☆86Updated 2 years ago
• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆36Updated last year
• gtjennings1 / UPDuino-LH154Q01-Display
  Design to connect Lattice Ultraplus FPGA to LH154Q01 Display
  ☆28Updated 6 years ago
• esynr3z / usb20dev
  USB 2.0 FS Device controller IP core written in SystemVerilog
  ☆35Updated 6 years ago
• gtortone / esp-xvcd
  ESP8266 Xilinx Virtual Cable - wifi JTAG
  ☆39Updated 3 years ago
• ultraembedded / core_usb_fs_phy
  USB Full Speed PHY
  ☆42Updated 4 years ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆41Updated 2 months ago
• DangerousPrototypes / Bus_Blaster
  ☆51Updated last year
• pablomarx / rodinia
  AGM bitstream utilities and decoded files from Supra
  ☆42Updated last year
• jsyk / miilink
  Connecting FPGA and MCU using Ethernet RMII
  ☆23Updated 9 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• j-marjanovic / jtag-quartus-ft232h
  ☆45Updated 3 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 6 years ago
• ultraembedded / core_usb_uart
  USB serial device (CDC-ACM)
  ☆38Updated 4 years ago
• hamsternz / MMCM_GPSDO
  An all-digital GPS disciplined oscillator using MMCM phase shift.
  ☆28Updated 2 years ago
• ZipCPU / wbi2c
  Wishbone controlled I2C controllers
  ☆47Updated 4 months ago
• im-tomu / valentyusb
  FPGA USB stack written in LiteX
  ☆126Updated 2 years ago
• ultraembedded / core_usb_cdc
  Basic USB-CDC device core (Verilog)
  ☆76Updated 3 years ago
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆66Updated 3 years ago
• smunaut / iua
  ice40 USB Analyzer
  ☆58Updated 4 years ago
• daveshah1 / DSITx
  MIPI DSI transmitter core for Xilinx FPGAs (work in progress)
  ☆82Updated 7 years ago