Alternatives and similar repositories for usb_sniffer:

Users that are interested in usb_sniffer are comparing it to the libraries listed below

• ultraembedded / usb2sniffer
  USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)
  ☆55Updated 4 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆53Updated last year
• enjoy-digital / daisho
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆86Updated 5 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 6 years ago
• hydrausb3 / wch-ch569-serdes
  WCH CH569 SerDes Reverse Engineering
  ☆26Updated 2 years ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆61Updated 6 years ago
• ObKo / USBCore
  USB Full-Speed/Hi-Speed Device Controller core for FPGA
  ☆32Updated 4 years ago
• ultraembedded / core_usb_uart
  USB serial device (CDC-ACM)
  ☆37Updated 4 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆34Updated last year
• esynr3z / usb20dev
  USB 2.0 FS Device controller IP core written in SystemVerilog
  ☆33Updated 6 years ago
• kazkojima / colorlight-i5-tips
  Tiny tips for Colorlight i5 FPGA board
  ☆56Updated 3 years ago
• pablomarx / rodinia
  AGM bitstream utilities and decoded files from Supra
  ☆41Updated 10 months ago
• ultraembedded / core_usb_sniffer
  USB capture IP
  ☆20Updated 4 years ago
• mithro / ixo-usb-jtag
  usb-jtag - Altera USB Blaster Emulation with a FX2
  ☆70Updated 3 years ago
• djn3m0 / debit
  Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx
  ☆82Updated 9 years ago
• ultraembedded / riscv_sbc
  A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
  ☆28Updated 4 years ago
• brouhaha / xchange
  Change part number or package in a Xilinx 7-series FPGA bitstream
  ☆37Updated 4 years ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆41Updated last month
• gtjennings1 / UPDuino-LH154Q01-Display
  Design to connect Lattice Ultraplus FPGA to LH154Q01 Display
  ☆28Updated 6 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• daveshah1 / DSITx
  MIPI DSI transmitter core for Xilinx FPGAs (work in progress)
  ☆80Updated 7 years ago
• Icenowy / USB-Blaster-GCC
  Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.
  ☆43Updated 6 years ago
• Efinix-Inc / xyloni
  This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.
  ☆41Updated 2 years ago
• ultraembedded / core_usb_fs_phy
  USB Full Speed PHY
  ☆39Updated 4 years ago
• alexforencich / ftjrev
  JTAG reverse engineering software for FTDI compatible cables
  ☆51Updated 10 years ago
• fusesoc / sd_device
  SD device emulator from ProjectVault
  ☆15Updated 5 years ago
• isabekov / fireprog
  A tool for configuring Xilinx Spartan 3 FPGAs via FT232H-based USB-to-JTAG adapter
  ☆16Updated 4 years ago
• litex-hub / litespi
  Small footprint and configurable SPI core
  ☆41Updated last month
• DangerousPrototypes / Bus_Blaster
  ☆51Updated last year
• alexforencich / verilog-ft245
  Verilog FT245 to AXI stream interface
  ☆28Updated 6 years ago