Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.
☆22Oct 9, 2019Updated 7 years ago
Alternatives and similar repositories for raptor_soc_template
Users that are interested in raptor_soc_template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21May 24, 2023Updated 3 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- SoC Based on ARM Cortex-M3☆40May 16, 2025Updated last year
- ☆14Jun 30, 2019Updated 7 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆28Oct 8, 2018Updated 8 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆31Mar 21, 2022Updated 4 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 7 years ago
- GPIO IP core from opencores.☆12May 22, 2014Updated 12 years ago
- personal practice☆11Sep 18, 2026Updated last month
- Design a cache by using Verilog☆13Jan 12, 2017Updated 9 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- The source code that empowers OpenROAD Cloud☆15Jun 29, 2020Updated 6 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆16Dec 29, 2016Updated 9 years ago
- an open source uvm verification platform for e200 (riscv)☆31May 5, 2018Updated 8 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 7 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino☆11Dec 11, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆217Aug 23, 2023Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 12 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- ☆20Aug 22, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆30Jan 11, 2025Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆95Oct 14, 2020Updated 6 years ago
- ☆16Jul 16, 2026Updated 3 months ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆98Apr 19, 2018Updated 8 years ago