efabless / raptor_soc_templateLinks
Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.
☆21Updated 5 years ago
Alternatives and similar repositories for raptor_soc_template
Users that are interested in raptor_soc_template are comparing it to the libraries listed below
Sorting:
- ☆16Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ☆20Updated 2 years ago
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- ☆26Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- ☆21Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- Generic AXI master stub☆19Updated 11 years ago
- AXI Interconnect☆51Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- Verification IP for UART protocol☆19Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- ☆17Updated 3 weeks ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ☆20Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- ☆36Updated 9 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆14Updated 6 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆16Updated 3 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago