efabless / raptor_soc_templateLinks
Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.
☆22Updated 5 years ago
Alternatives and similar repositories for raptor_soc_template
Users that are interested in raptor_soc_template are comparing it to the libraries listed below
Sorting:
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- ☆16Updated 6 years ago
- Implementation of the PCIe physical layer☆48Updated last month
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ☆26Updated 4 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ☆20Updated 2 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- ☆36Updated 10 years ago
- Direct Access Memory for MPSoC☆13Updated 3 months ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- AXI Interconnect☆52Updated 4 years ago
- Verification IP for UART protocol☆20Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆33Updated 3 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- ☆21Updated 5 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆14Updated 6 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago