efabless / raptor_soc_template
Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.
☆18Updated 5 years ago
Alternatives and similar repositories for raptor_soc_template:
Users that are interested in raptor_soc_template are comparing it to the libraries listed below
- ☆21Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- ☆19Updated 2 years ago
- ☆16Updated 5 years ago
- SoC Based on ARM Cortex-M3☆28Updated last week
- ☆14Updated 5 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- Implementation of the PCIe physical layer☆35Updated 2 months ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 10 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- ☆9Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- To design test bench of the APB protocol☆17Updated 4 years ago
- Verification IP for UART protocol☆16Updated 4 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆13Updated last year
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆19Updated 6 years ago
- ☆19Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆20Updated 8 months ago
- WISHBONE Interconnect☆11Updated 7 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year