efabless / raptor_soc_templateLinks
Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.
☆22Updated 6 years ago
Alternatives and similar repositories for raptor_soc_template
Users that are interested in raptor_soc_template are comparing it to the libraries listed below
Sorting:
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆16Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- ☆26Updated 4 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- ☆25Updated 3 months ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- ☆20Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ☆21Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- Direct Access Memory for MPSoC☆13Updated 5 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 5 months ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- ☆12Updated 9 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆27Updated 8 months ago
- To design test bench of the APB protocol☆18Updated 4 years ago
- Generic AXI master stub☆19Updated 11 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆15Updated 5 years ago
- System on Chip verified with UVM/OSVVM/FV☆32Updated 5 months ago
- AXI Interconnect☆53Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆30Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago