charkster / spi_slave_verilogLinks
SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
☆17Updated 5 years ago
Alternatives and similar repositories for spi_slave_verilog
Users that are interested in spi_slave_verilog are comparing it to the libraries listed below
Sorting:
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆36Updated 10 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Basic USB-CDC device core (Verilog)☆81Updated 4 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago
- Implementation of the PCIe physical layer☆48Updated last month
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- ☆42Updated 3 years ago
- Verilog RTL Design☆43Updated 3 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago