SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
☆21Dec 15, 2019Updated 6 years ago
Alternatives and similar repositories for spi_slave_verilog
Users that are interested in spi_slave_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI interface connect to APB BUS with Verilog HDL☆45Jun 27, 2021Updated 5 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- AHB to APB Bridge VIP☆30Mar 4, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- Some design examples of Verilog about digital circuits☆35Nov 21, 2020Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆89Dec 7, 2020Updated 5 years ago
- Logic Input Triggered High-resolution Pulser☆13Mar 24, 2020Updated 6 years ago
- Connecting FPGA and Arduino using SPI.☆25Apr 30, 2022Updated 4 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A light-weight hardware oriented synchronous stream cipher.☆13Mar 19, 2022Updated 4 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 6 years ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- A FPGA layer 2 network switch with the unique ability of having virtual ports that can transmit and receive UDP data.☆13Jul 24, 2026Updated 3 months ago
- FPGA PWM generator and motor controller modules☆12Mar 9, 2021Updated 5 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆16Dec 26, 2023Updated 2 years ago
- ☆17Aug 26, 2025Updated last year
- I2C controller core from Opencores.org☆29Oct 5, 2011Updated 15 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆38Apr 17, 2022Updated 4 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- ☆31Jun 13, 2021Updated 5 years ago
- Exploring Zynq ® MPSoC Chinese☆10Jul 30, 2019Updated 7 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 3 years ago
- Connecting FPGA and MCU using Ethernet RMII☆22Jan 23, 2016Updated 10 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 8 years ago
- ☆19Aug 27, 2022Updated 4 years ago
- An FPGA-based SD-card reader via SPI bus, which can read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器(通过SPI总线)，可以从FAT16或FA…☆100Sep 14, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Peripheral Interface of FPGA☆46Jun 13, 2021Updated 5 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- Blockchain Offload Engine☆17May 5, 2018Updated 8 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆33Dec 31, 2022Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- Small FPGA project to connect a TOF camera to Blackfin☆20Oct 6, 2018Updated 8 years ago