SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
☆21Dec 15, 2019Updated 6 years ago
Alternatives and similar repositories for spi_slave_verilog
Users that are interested in spi_slave_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI interface connect to APB BUS with Verilog HDL☆43Jun 27, 2021Updated 5 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- AHB to APB Bridge VIP☆30Mar 4, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆72May 8, 2020Updated 6 years ago
- Some design examples of Verilog about digital circuits☆33Nov 21, 2020Updated 5 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- A FPGA layer 2 network switch with the unique ability of having virtual ports that can transmit and receive UDP data.☆13Jul 24, 2026Updated 2 months ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Jan 8, 2025Updated last year
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- I2C controller core from Opencores.org☆28Oct 5, 2011Updated 15 years ago
- ☆31Jun 13, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆38Apr 17, 2022Updated 4 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆16Dec 26, 2023Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Connecting FPGA and MCU using Ethernet RMII☆22Jan 23, 2016Updated 10 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 8 years ago
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- 基于w5500官方库ioLibrary_Driver，在STM32F103RC上实现了mqtt的功能☆12Jul 11, 2018Updated 8 years ago
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆66Nov 14, 2025Updated 11 months ago
- FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope☆14Sep 5, 2025Updated last year
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆25Apr 12, 2017Updated 9 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- FPGA for uSDR☆25Sep 5, 2026Updated last month
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- ☆20Oct 11, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 6 years ago
- Self-driving Model Car with RPi☆10Nov 27, 2020Updated 5 years ago
- 毛泽东选集☆22Apr 20, 2020Updated 6 years ago
- TDC1000 and TDC7200 communication driver☆10Feb 22, 2023Updated 3 years ago
- Implementation of a cache memory in verilog☆14Dec 5, 2017Updated 8 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 8 years ago
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 5 years ago