SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
☆21Dec 15, 2019Updated 6 years ago
Alternatives and similar repositories for spi_slave_verilog
Users that are interested in spi_slave_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI interface connect to APB BUS with Verilog HDL☆42Jun 27, 2021Updated 5 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆80Dec 7, 2020Updated 5 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Some design examples of Verilog about digital circuits☆31Nov 21, 2020Updated 5 years ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Jan 8, 2025Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆69May 8, 2020Updated 6 years ago
- USB -> AXI Debug Bridge☆45Jun 5, 2021Updated 5 years ago
- AHB to APB Bridge VIP☆30Mar 4, 2019Updated 7 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆37Apr 17, 2022Updated 4 years ago
- ☆31Jun 13, 2021Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Connecting FPGA and MCU using Ethernet RMII☆23Jan 23, 2016Updated 10 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆16Dec 26, 2023Updated 2 years ago
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- 基于w5500官方库ioLibrary_Driver，在STM32F103RC上实现了mqtt的功能☆12Jul 11, 2018Updated 7 years ago
- FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope☆14Sep 5, 2025Updated 10 months ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Light modbus RTU Slave without SPL and HAL. This lib doesn't need timers, only UART and 2 channels of DMA.☆10Jun 25, 2019Updated 7 years ago
- ☆73Aug 19, 2024Updated last year
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- 毛泽东选集☆22Apr 20, 2020Updated 6 years ago
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- stm32 HAL库使用内部RAM模拟U盘升级☆13Dec 4, 2020Updated 5 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆30Aug 16, 2021Updated 4 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A very simple VGA controller written in verilog☆25Jun 1, 2012Updated 14 years ago
- ☆13May 28, 2022Updated 4 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- FPGA for uSDR☆23Apr 18, 2026Updated 2 months ago
- A multi-board Extended Kalman Filter (EKF)☆33Sep 23, 2018Updated 7 years ago
- ☆12Nov 8, 2025Updated 8 months ago
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 5 years ago