SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
☆20Dec 15, 2019Updated 6 years ago
Alternatives and similar repositories for spi_slave_verilog
Users that are interested in spi_slave_verilog are comparing it to the libraries listed below
Sorting:
- SPI interface connect to APB BUS with Verilog HDL☆39Jun 27, 2021Updated 4 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- Verilog SPI master and slave☆62Jan 4, 2016Updated 10 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Dec 5, 2014Updated 11 years ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Jan 8, 2025Updated last year
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Aug 16, 2021Updated 4 years ago
- Some design examples of Verilog about digital circuits☆29Nov 21, 2020Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆76Dec 7, 2020Updated 5 years ago
- ☆28Jun 13, 2021Updated 4 years ago
- Self-driving Model Car with RPi☆10Nov 27, 2020Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- ☆72Aug 19, 2024Updated last year
- ☆13Aug 25, 2022Updated 3 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆37Apr 17, 2022Updated 3 years ago
- ☆12Nov 8, 2025Updated 4 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- TDC1000 and TDC7200 communication driver☆10Feb 22, 2023Updated 3 years ago
- DOULOS Easier UVM Code Generator☆39May 6, 2017Updated 8 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Sep 23, 2018Updated 7 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- ESPTool for Node.js, based on esptool.py☆10Aug 12, 2015Updated 10 years ago
- ☆11Oct 24, 2024Updated last year
- Python program to calculates the real and imaginary part of the dielectric function, real and imaginary part of the refractive index for …☆12Sep 9, 2015Updated 10 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago
- A Script that converts Linux distro to Gentoo Linux. | 转换 Linux 发行版为 Gentoo Linux 的脚本。| Mirror of https://gitlab.com/cwittlut/distro2gen…☆11Sep 25, 2024Updated last year
- SDSoC example projects☆13Mar 13, 2021Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- Light modbus RTU Slave without SPL and HAL. This lib doesn't need timers, only UART and 2 channels of DMA.☆10Jun 25, 2019Updated 6 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- FSM (Finite State Machine) tools for Verilog HDL.☆13Dec 19, 2022Updated 3 years ago
- 基于w5500官方库ioLibrary_Driver，在STM32F103RC上实现了mqtt的功能☆12Jul 11, 2018Updated 7 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- Crossplatform hex editor intended mainly for reverse-engineering and data analysis☆10Mar 10, 2018Updated 7 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Feb 24, 2026Updated last week
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- ☆13Aug 22, 2025Updated 6 months ago