charkster / spi_slave_verilogLinks
SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
☆15Updated 5 years ago
Alternatives and similar repositories for spi_slave_verilog
Users that are interested in spi_slave_verilog are comparing it to the libraries listed below
Sorting:
- Verilog SPI master and slave☆54Updated 9 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆15Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- ☆31Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- ☆20Updated 2 years ago
- I2C controller core☆43Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- ☆25Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆64Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago