fighter212 / ahb2apb
this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.
☆15Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for ahb2apb
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- ☆16Updated 2 years ago
- ☆21Updated 3 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- Maven Silicon Project☆18Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆20Updated 2 years ago
- AXI Interconnect☆46Updated 3 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆16Updated 7 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆14Updated 4 months ago
- ☆14Updated 2 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆18Updated 4 years ago
- ☆17Updated 9 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆10Updated 3 years ago
- Sample UVM code for axi ram dut☆28Updated 2 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆12Updated 2 years ago
- AHB to APB Bridge VIP☆28Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆26Updated 4 years ago
- Verification IP for APB protocol☆56Updated 3 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- UART design in SV and verification using UVM and SV☆37Updated 4 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆20Updated 7 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆13Updated 6 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆28Updated 4 years ago
- ☆18Updated 2 years ago
- ☆34Updated 9 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago