fighter212 / ahb2apb
this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.
☆16Updated 10 years ago
Alternatives and similar repositories for ahb2apb:
Users that are interested in ahb2apb are comparing it to the libraries listed below
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- ☆23Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆28Updated 2 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆16Updated 7 years ago
- ☆16Updated 2 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- Verification IP for APB protocol☆56Updated 4 years ago
- Maven Silicon Project☆17Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 6 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆17Updated 6 months ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆23Updated 2 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆19Updated 5 years ago
- AHB to APB Bridge VIP☆28Updated 5 years ago
- UVM Testbench for synchronus fifo☆16Updated 4 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆20Updated 7 years ago
- AXI Interconnect☆47Updated 3 years ago
- UART design in SV and verification using UVM and SV☆39Updated 5 years ago
- Verification IP for SPI protocol☆17Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- ☆35Updated 9 years ago
- DDR3 function verification environment in UVM☆22Updated 6 years ago
- ☆36Updated last year
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆29Updated 4 years ago
- ☆17Updated 9 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆26Updated 4 years ago
- Sample UVM code for axi ram dut☆30Updated 3 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆35Updated 7 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆12Updated 2 years ago