fighter212 / ahb2apbLinks
this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.
☆17Updated 11 years ago
Alternatives and similar repositories for ahb2apb
Users that are interested in ahb2apb are comparing it to the libraries listed below
Sorting:
- ☆20Updated 2 years ago
- ☆26Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- ☆21Updated last month
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- UVM Testbench for synchronus fifo☆17Updated 5 years ago
- AXI Interconnect☆52Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆24Updated 6 months ago
- Verification IP for APB protocol☆69Updated 4 years ago
- AXI4 with a FIFO integrated with VIP☆21Updated last year
- Maven Silicon Project☆19Updated 6 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 12 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Verification IP for SPI protocol☆18Updated 5 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆10Updated 2 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- ☆17Updated 10 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆13Updated 4 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆27Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆15Updated last year
- ☆12Updated 9 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- ☆36Updated 10 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆38Updated 8 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago