andrade824 / Verilog-SPI-MasterLinks
A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen
☆19Updated 10 years ago
Alternatives and similar repositories for Verilog-SPI-Master
Users that are interested in Verilog-SPI-Master are comparing it to the libraries listed below
Sorting:
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆24Updated 9 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- SPI Master Core clone from OpenCores☆11Updated 12 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆44Updated 8 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 8 months ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆19Updated 2 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 8 months ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 3 years ago
- 8051 core☆108Updated 11 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆77Updated last year
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- ☆16Updated 5 years ago
- minimal code to access ps DDR from PL☆21Updated 6 years ago
- MIPI CSI-2 RX☆37Updated 4 years ago
- ☆31Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- Verilog Repository for GIT☆33Updated 4 years ago