andrade824 / Verilog-SPI-Master
A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen
☆18Updated 10 years ago
Alternatives and similar repositories for Verilog-SPI-Master:
Users that are interested in Verilog-SPI-Master are comparing it to the libraries listed below
- Verilog SPI master and slave☆53Updated 9 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- PCI bridge☆18Updated 10 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆25Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- I2C controller core☆39Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- UART 16550 core☆34Updated 10 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆14Updated 10 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆31Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆42Updated 7 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- An FPGA SPI flash controller that presents a simple to use FIFO interface to the user.☆17Updated 3 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆29Updated 10 years ago
- ☆18Updated last year
- USB 2.0 Device IP Core☆65Updated 7 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆53Updated 4 years ago
- QSPI for SoC☆22Updated 5 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago