andrade824 / Verilog-SPI-MasterLinks
A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen
☆19Updated 10 years ago
Alternatives and similar repositories for Verilog-SPI-Master
Users that are interested in Verilog-SPI-Master are comparing it to the libraries listed below
Sorting:
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- An FPGA SPI flash controller that presents a simple to use FIFO interface to the user.☆18Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆42Updated 7 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆18Updated 5 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 6 months ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 9 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 5 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆85Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆31Updated 10 years ago