A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen
☆20Dec 5, 2014Updated 11 years ago
Alternatives and similar repositories for Verilog-SPI-Master
Users that are interested in Verilog-SPI-Master are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- General Purpose IO with APB4 interface☆17May 10, 2024Updated 2 years ago
- An i2c master controller implemented in Verilog☆36Jul 26, 2017Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆35Mar 21, 2020Updated 6 years ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Jan 8, 2025Updated last year
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 9 months ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆17Oct 11, 2018Updated 7 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆30Apr 29, 2024Updated 2 years ago
- A hardware implementation of the Consolite game console written in Verilog.☆11Jun 9, 2016Updated 10 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- SPI core☆12Jul 17, 2014Updated 12 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆13Nov 13, 2022Updated 3 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 6 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- PID controller with FPGA hardware☆21Oct 5, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Primer Seek in RNA-Seq. Designs RT-PCR primers that validate alternative splicing events from RNA-Seq data.☆13Nov 27, 2016Updated 9 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆11Jul 28, 2019Updated 7 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 8 months ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 7 years ago
- 单周期CPU设计与实现☆15Dec 30, 2022Updated 3 years ago
- Collection of NE2000+ software obtained from various sources☆12Jan 2, 2020Updated 6 years ago
- Lightweight Chisel template☆13May 30, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Mar 10, 2023Updated 3 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆86Oct 11, 2019Updated 6 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- ☆10Nov 4, 2022Updated 3 years ago
- Cross platform SD Card SPI driver☆19Dec 17, 2018Updated 7 years ago
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 7 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago