andrade824 / Verilog-SPI-Master
A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen
☆18Updated 10 years ago
Alternatives and similar repositories for Verilog-SPI-Master:
Users that are interested in Verilog-SPI-Master are comparing it to the libraries listed below
- Interface Protocol in Verilog☆49Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆60Updated 2 years ago
- Verilog SPI master and slave☆51Updated 9 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- PCI bridge☆18Updated 10 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆25Updated 6 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- USB Full Speed PHY☆42Updated 4 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Updated 7 years ago
- Wishbone interconnect utilities☆39Updated last month
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- An FPGA SPI flash controller that presents a simple to use FIFO interface to the user.☆17Updated 3 years ago
- UART 16550 core☆33Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- USB1.1 Host Controller + PHY☆13Updated 3 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆14Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago