andrade824 / Verilog-SPI-Master
A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen
☆19Updated 10 years ago
Alternatives and similar repositories for Verilog-SPI-Master:
Users that are interested in Verilog-SPI-Master are comparing it to the libraries listed below
- Small (Q)SPI flash memory programmer in Verilog☆62Updated 2 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆32Updated 5 years ago
- An FPGA SPI flash controller that presents a simple to use FIFO interface to the user.☆17Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆26Updated 6 years ago
- turbo 8051☆29Updated 7 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- UART 16550 core☆34Updated 10 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- USB 1.1 Host and Function IP core☆22Updated 10 years ago
- QSPI for SoC☆22Updated 5 years ago
- ☆18Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆42Updated 7 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 3 months ago
- Ethernet MAC 10/100 Mbps☆81Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- PCI bridge☆18Updated 10 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆31Updated 4 years ago
- USB 2.0 Device IP Core☆66Updated 7 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆18Updated 3 months ago