andrade824 / Verilog-SPI-Master
A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen
☆18Updated 10 years ago
Alternatives and similar repositories for Verilog-SPI-Master:
Users that are interested in Verilog-SPI-Master are comparing it to the libraries listed below
- I2C controller core☆35Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆61Updated 4 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- UART 16550 core☆32Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆24Updated 6 years ago
- USB 2.0 Device IP Core☆53Updated 7 years ago
- An FPGA SPI flash controller that presents a simple to use FIFO interface to the user.☆17Updated 2 years ago
- MIPI CSI-2 RX☆30Updated 3 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Verilog SPI master and slave☆48Updated 9 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 4 years ago
- QSPI for SoC☆19Updated 5 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- ☆28Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆57Updated 2 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆15Updated last month
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆20Updated 7 years ago
- UART To SPI☆17Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆76Updated 2 years ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago