design and verification of asynchronous circuits
☆48Feb 27, 2026Updated last month
Alternatives and similar repositories for loom
Users that are interested in loom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated 3 weeks ago
- 21st century electronic design automation tools, written in Rust.☆36Mar 31, 2026Updated last week
- Parametrized RTL benchmark suite☆25Feb 6, 2026Updated 2 months ago
- Easy SMT solver interaction☆34Feb 3, 2026Updated 2 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 8 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- Analyze experimental data with Programming by Navigation☆17Apr 1, 2026Updated last week
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆57Aug 28, 2023Updated 2 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 5 months ago
- ☆28Mar 31, 2025Updated last year
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- ☆18Jul 12, 2024Updated last year
- ☆15Jan 25, 2026Updated 2 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 3 weeks ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 10 months ago
- Exploring gate level simulation☆58Mar 27, 2026Updated last week
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Logic circuit analysis and optimization☆47Feb 2, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆49Mar 17, 2026Updated 3 weeks ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Open-source PDK version manager☆43Nov 25, 2025Updated 4 months ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆28Sep 8, 2025Updated 7 months ago
- ☆24Jun 23, 2024Updated last year
- UB-aware interpreter for LLVM debugging☆47Mar 26, 2026Updated 2 weeks ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- Dual-Core Out-of-Order MIPS CPU Design☆23May 8, 2025Updated 11 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A tool for synthesizing Verilog programs☆113Aug 25, 2025Updated 7 months ago
- ☆14Feb 3, 2025Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 9 months ago