Alternatives and similar repositories for loom

Users that are interested in loom are comparing it to the libraries listed below

• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang parser and library.
  ☆21Updated this week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 5 months ago
• pulp-platform / svase
  ☆32Updated 8 months ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated last week
• rahulk29 / sram22
  A configurable SRAM generator
  ☆54Updated last month
• pulp-platform / ELAU
  ☆19Updated last year
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆87Updated 2 weeks ago
• efabless / sky130_sram_macros_old
  ☆38Updated 3 years ago
• dh73 / A_Formal_Tale_Chapter_I_AMBA
  AXI Formal Verification IP
  ☆20Updated 4 years ago
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆42Updated 2 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆46Updated 2 weeks ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆42Updated 2 years ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 3 years ago
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆37Updated this week
• Kuree / cgra_pnr
  Fast PnR toolchain for CGRA
  ☆18Updated last year
• verilator / rtlmeter
  RTLMeter benchmark suite
  ☆25Updated this week
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆71Updated 2 months ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆51Updated last week
• antmicro / sv-bugpoint
  ☆30Updated this week
• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆31Updated last week
• snishizawa / asap7_snps
  Supplemental technology files for ASAP7 PDK with Synopsys design flow
  ☆17Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆48Updated 8 months ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆115Updated 4 months ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated last month
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated 11 months ago
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆29Updated 2 years ago
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆27Updated 2 years ago
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆21Updated 4 years ago