design and verification of asynchronous circuits
☆52Oct 19, 2026Updated last week
Alternatives and similar repositories for loom
Users that are interested in loom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 📸 ADCs for faster image sensors☆13Updated this week
- Introductory course to Self Timed Circuits☆12Sep 20, 2025Updated last year
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- ☆11Updated this week
- ☆12Oct 23, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- RTLMeter benchmark suite☆34Updated this week
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- ☆13Aug 17, 2026Updated 2 months ago
- New implementation of protocols☆15Updated this week
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Very tiny embeddable Tcl-like language in safe Rust☆12Feb 13, 2025Updated last year
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆62Updated this week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- work in progress, playing around with btor2 in rust☆16Updated this week
- Hardware Formal Verification Tool☆124Updated this week
- 21st century electronic design automation tools, written in Rust.☆37Oct 13, 2026Updated 2 weeks ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- A configurable SRAM generator☆72Oct 20, 2026Updated last week
- Basic PCells, DRC, LVS, XSection for Sky130A technology☆11Jun 10, 2024Updated 2 years ago
- A Lean-embedded framework to verify Verilog modules☆17Oct 6, 2026Updated 3 weeks ago
- Revolution EDA repository, an integrated schematic to GDS design environment for custom integrated circuits☆83Oct 18, 2026Updated last week
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- Easy SMT solver interaction☆37Feb 3, 2026Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆32Nov 2, 2025Updated 11 months ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- RTLCheck☆26Oct 9, 2018Updated 8 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆70Sep 22, 2026Updated last month
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- ☆13May 7, 2026Updated 5 months ago