design and verification of asynchronous circuits
☆43Jan 18, 2026Updated last month
Alternatives and similar repositories for loom
Users that are interested in loom are comparing it to the libraries listed below
Sorting:
- Analyze experimental data with Programming by Navigation☆13Updated this week
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- 21st century electronic design automation tools, written in Rust.☆36Feb 20, 2026Updated last week
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Oct 5, 2025Updated 4 months ago
- ☆27Mar 31, 2025Updated 10 months ago
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- Easy SMT solver interaction☆34Feb 3, 2026Updated 3 weeks ago
- ☆19Jul 12, 2024Updated last year
- ☆21Jun 23, 2024Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- End-to-end synthesis and P&R toolchain☆94Feb 20, 2026Updated last week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 3 months ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- LEC - Logic Equivalence Checking - Formal Verification☆32Updated this week
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- ☆14Feb 3, 2025Updated last year
- Logic circuit analysis and optimization☆45Feb 2, 2026Updated 3 weeks ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated last month
- Native Rust implementation of the FST waveform format from GTKWave.☆13Jan 20, 2026Updated last month
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 7 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 2 weeks ago
- ☆16Jan 25, 2026Updated last month
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 3 months ago
- Exploring gate level simulation☆58Apr 23, 2025Updated 10 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago