broccolimicro / loomLinks
design and verification of asynchronous circuits
☆40Updated last week
Alternatives and similar repositories for loom
Users that are interested in loom are comparing it to the libraries listed below
Sorting:
- A SystemVerilog language server based on the Slang parser and library.☆21Updated this week
- An automatic clock gating utility☆50Updated 5 months ago
- ☆32Updated 8 months ago
- 21st century electronic design automation tools, written in Rust.☆31Updated last week
- A configurable SRAM generator☆54Updated last month
- ☆19Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Hardware generator debugger☆76Updated last year
- Mutation Cover with Yosys (MCY)☆87Updated 2 weeks ago
- ☆38Updated 3 years ago
- AXI Formal Verification IP☆20Updated 4 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- Equivalence checking with Yosys☆46Updated 2 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆56Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated this week
- Fast PnR toolchain for CGRA☆18Updated last year
- RTLMeter benchmark suite☆25Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- Library of open source Process Design Kits (PDKs)☆51Updated last week
- ☆30Updated this week
- CMake based hardware build system☆31Updated last week
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆17Updated 2 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 8 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆115Updated 4 months ago
- Logic circuit analysis and optimization☆42Updated last month
- A SystemVerilog source file pickler.☆60Updated 11 months ago
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago