design and verification of asynchronous circuits
☆52Sep 10, 2026Updated last week
Alternatives and similar repositories for loom
Users that are interested in loom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 3 weeks ago
- RTLMeter benchmark suite☆33Updated this week
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- Hardware Formal Verification Tool☆117Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- work in progress, playing around with btor2 in rust☆15Updated this week
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last week
- A Lean-embedded framework to verify Verilog modules☆15Updated this week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 3 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 2 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆73Updated this week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A configurable SRAM generator☆69Updated this week
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Analog Circuit Simulator☆25Sep 6, 2024Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- RTLCheck☆26Oct 9, 2018Updated 7 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- ☆32Nov 2, 2025Updated 10 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆84Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- WAL enables programmable waveform analysis.☆185Aug 16, 2026Updated last month
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆299Updated this week
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆121Updated this week
- high-performance RTL simulator☆196Aug 4, 2026Updated last month
- BuDDy BDD package (with CMake support)☆16May 7, 2024Updated 2 years ago
- Analyze experimental data with Programming by Navigation☆17Updated this week
- Easy SMT solver interaction☆36Feb 3, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Jul 12, 2024Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆67Sep 9, 2026Updated last week
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆373Dec 2, 2025Updated 9 months ago
- Open-source RTL logic simulator with CUDA acceleration☆300Sep 30, 2025Updated 11 months ago
- Characterizer☆39Aug 26, 2026Updated 3 weeks ago
- Netlist API (and more) for EDA flow development☆162Updated this week