design and verification of asynchronous circuits
☆51Apr 26, 2026Updated last month
Alternatives and similar repositories for loom
Users that are interested in loom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆40Mar 11, 2026Updated 2 months ago
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- Easy SMT solver interaction☆34Feb 3, 2026Updated 4 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated last month
- Characterizer☆37May 26, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Analyze experimental data with Programming by Navigation☆17Updated this week
- Parametrized RTL benchmark suite☆26Feb 6, 2026Updated 4 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 7 months ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆31Mar 31, 2025Updated last year
- ☆18Jul 12, 2024Updated last year
- ☆15Jan 25, 2026Updated 4 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 2 months ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated last year
- Exploring gate level simulation☆58Mar 27, 2026Updated 2 months ago
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆66Jun 2, 2026Updated last week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Logic circuit analysis and optimization☆49Feb 2, 2026Updated 4 months ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆62Updated this week
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆29May 28, 2026Updated last week
- ☆25Jun 23, 2024Updated last year
- UB-aware interpreter for LLVM debugging☆48May 21, 2026Updated 2 weeks ago
- 3D FPGA Architecture Exploration Tool☆19Feb 24, 2026Updated 3 months ago
- Netlist API (and more) for EDA flow development☆139Jun 2, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Dual-Core Out-of-Order MIPS CPU Design☆23May 8, 2025Updated last year
- Open-source PDK version manager☆49Apr 23, 2026Updated last month
- A tool for synthesizing Verilog programs☆116Aug 25, 2025Updated 9 months ago
- ☆27May 11, 2026Updated 3 weeks ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago