design and verification of asynchronous circuits
☆51Jul 9, 2026Updated last week
Alternatives and similar repositories for loom
Users that are interested in loom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- LLM-Assisted Hardware Formal Verification Tool☆111Jul 13, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- work in progress, playing around with btor2 in rust☆15Updated this week
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 3 months ago
- A Lean-embedded framework to verify Verilog modules☆15Jul 3, 2026Updated 2 weeks ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 4 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆24Jun 29, 2026Updated 3 weeks ago
- This repository is for (pre-)release versions of the Revolution EDA.☆72Jul 9, 2026Updated last week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆41Jul 12, 2026Updated last week
- RTLCheck☆26Oct 9, 2018Updated 7 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- ☆33Nov 2, 2025Updated 8 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆69Jul 9, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month
- SystemVerilog design elaborator into word-level netlist form☆238Updated this week
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆279Updated this week
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆109May 3, 2026Updated 2 months ago
- high-performance RTL simulator☆195Updated this week
- Analyze experimental data with Programming by Navigation☆17Jul 9, 2026Updated last week
- ☆18Jul 12, 2024Updated 2 years ago
- Easy SMT solver interaction☆36Feb 3, 2026Updated 5 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆64Updated this week
- Netlist API (and more) for EDA flow development☆149Updated this week
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆363Dec 2, 2025Updated 7 months ago
- Open-source RTL logic simulator with CUDA acceleration☆287Sep 30, 2025Updated 9 months ago
- Characterizer☆38Jun 26, 2026Updated 3 weeks ago
- Connecting bv_decide to SMTLIB.☆15Updated this week