design and verification of asynchronous circuits
☆43Feb 27, 2026Updated 3 weeks ago
Alternatives and similar repositories for loom
Users that are interested in loom are comparing it to the libraries listed below
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last week
- 21st century electronic design automation tools, written in Rust.☆36Mar 12, 2026Updated last week
- Parametrized RTL benchmark suite☆25Feb 6, 2026Updated last month
- Easy SMT solver interaction☆34Feb 3, 2026Updated last month
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- Analyze experimental data with Programming by Navigation☆17Mar 8, 2026Updated last week
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- ☆28Mar 31, 2025Updated 11 months ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- ☆19Jul 12, 2024Updated last year
- ☆16Jan 25, 2026Updated last month
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last week
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- Exploring gate level simulation☆58Apr 23, 2025Updated 10 months ago
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Logic circuit analysis and optimization☆46Feb 2, 2026Updated last month
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Mar 3, 2026Updated 2 weeks ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Open-source PDK version manager☆42Nov 25, 2025Updated 3 months ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆28Sep 8, 2025Updated 6 months ago
- ☆23Jun 23, 2024Updated last year
- UB-aware interpreter for LLVM debugging☆46Feb 13, 2026Updated last month
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- Dual-Core Out-of-Order MIPS CPU Design☆21May 8, 2025Updated 10 months ago
- A tool for synthesizing Verilog programs☆112Aug 25, 2025Updated 6 months ago
- ☆14Feb 3, 2025Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago