VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration
☆60Jul 25, 2026Updated 3 weeks ago
Alternatives and similar repositories for sv-pathfinder
Users that are interested in sv-pathfinder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog file list pruner☆19Aug 2, 2026Updated 2 weeks ago
- Waveform Viewer Extension for VScode☆354Updated this week
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 9 months ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆22Jun 14, 2026Updated 2 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Debug waveforms with GDB☆33Nov 12, 2025Updated 9 months ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆71Updated this week
- SpiceBind – spice inside HDL simulator☆58Updated this week
- Digital logic benchmark suite☆82Updated this week
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆91Aug 10, 2026Updated last week
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆66Jun 7, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A Python package for generating HDL wrappers and top modules for HDL sources☆132Updated this week
- A hardware component library developed with ROHD.☆115Jul 1, 2026Updated last month
- Python interface for cross-calling with HDL☆52Mar 14, 2026Updated 5 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Sep 10, 2025Updated 11 months ago
- A Python package for creating and solving constrained randomization problems.☆19Aug 10, 2026Updated last week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 6 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆70Aug 18, 2021Updated 5 years ago
- ☆39Jul 23, 2026Updated 3 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Aug 2, 2026Updated 2 weeks ago
- Open source ISS and logic RISC-V 32 bit project☆63Jan 20, 2026Updated 6 months ago
- Making cocotb testbenches that bit easier☆41Feb 28, 2026Updated 5 months ago
- Репозиторий канала Verification For All☆15May 27, 2026Updated 2 months ago
- ☆20Jul 28, 2026Updated 3 weeks ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆43Updated this week
- Library of FPGA architectures☆34Aug 10, 2026Updated last week
- This repo provide an index of VLSI content creators and their materials☆177Aug 21, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Native Rust implementation of the FST waveform format from GTKWave.☆14Jun 4, 2026Updated 2 months ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Updated this week
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 3 months ago