VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration
☆65Jul 25, 2026Updated 2 months ago
Alternatives and similar repositories for sv-pathfinder
Users that are interested in sv-pathfinder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last month
- Waveform Viewer Extension for VScode☆363Updated this week
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆97Updated this week
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 11 months ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ROHD Wave Viewer is a waveform viewer Flutter app, part of the ROHD ecosystem. It works in-browser, integrated as a Flutter widget, used …☆14Oct 8, 2026Updated last week
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- Digital logic benchmark suite☆89Sep 28, 2026Updated 2 weeks ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 3 weeks ago
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated last week
- An open-source HDL register code generator fast enough to run in real time.☆91Oct 6, 2026Updated last week
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆75Jun 7, 2026Updated 4 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- A hardware component library developed with ROHD.☆117Updated this week
- Python interface for cross-calling with HDL☆53Sep 15, 2026Updated last month
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated last month
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆70Aug 18, 2021Updated 5 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- ☆40Sep 10, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Oct 3, 2026Updated 2 weeks ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 7 months ago
- Open source ISS and logic RISC-V 32 bit project☆64Sep 1, 2026Updated last month
- Репозиторий канала Verification For All☆15Oct 4, 2026Updated last week
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆46Oct 10, 2026Updated last week
- Library of FPGA architectures☆33Sep 28, 2026Updated 2 weeks ago
- This repo provide an index of VLSI content creators and their materials☆177Aug 21, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆20Oct 8, 2026Updated last week
- Native Rust implementation of the FST waveform format from GTKWave.☆15Updated this week
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated 3 weeks ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Sep 22, 2026Updated 3 weeks ago