VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration
☆66Jul 25, 2026Updated 3 months ago
Alternatives and similar repositories for sv-pathfinder
Users that are interested in sv-pathfinder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AI hardware engineer☆13Updated this week
- Waveform Viewer Extension for VScode☆364Updated this week
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Sep 9, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated last month
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Test dashboard for verification features in Verilator☆36Updated this week
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆127Updated this week
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆22Aug 23, 2026Updated 2 months ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Digital logic benchmark suite☆96Updated this week
- CVA6 softcore contest☆25Oct 30, 2026Updated last week
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Oct 7, 2026Updated last month
- This repo provide an index of VLSI content creators and their materials☆179Aug 21, 2024Updated 2 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆46Oct 28, 2026Updated last week
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A tool for creating HDL-Schematics☆10Updated this week
- ROHD Wave Viewer is a waveform viewer Flutter app, part of the ROHD ecosystem. It works in-browser, integrated as a Flutter widget, used …☆14Oct 25, 2026Updated last week
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆26Jun 14, 2026Updated 4 months ago
- Simple UVM environment for experimenting with Verilator.☆54Sep 9, 2026Updated last month
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆151Updated this week
- Coverview☆36Oct 5, 2026Updated last month
- ☆25Aug 9, 2026Updated 2 months ago
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆28Updated this week
- An open-source HDL register code generator fast enough to run in real time.☆92Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Example of how to use UVM with Verilator☆50Apr 20, 2026Updated 6 months ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆93Oct 21, 2026Updated 2 weeks ago
- Raptor end-to-end FPGA Compiler and GUI☆101Dec 11, 2024Updated last year
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆77Sep 22, 2026Updated last month
- Control and status register code generator toolchain☆228Oct 26, 2026Updated last week
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆21Jul 4, 2026Updated 4 months ago