heyfey / sv-pathfinderView external linksLinks
VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation debug
☆35Nov 6, 2025Updated 3 months ago
Alternatives and similar repositories for sv-pathfinder
Users that are interested in sv-pathfinder are comparing it to the libraries listed below
Sorting:
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago
- Library of FPGA architectures☆30Jan 6, 2026Updated last month
- Python interface for cross-calling with HDL☆47Jan 23, 2026Updated 3 weeks ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆26Jan 28, 2025Updated last year
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆167Dec 29, 2025Updated last month
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 8 months ago
- SystemVerilog file list pruner☆16Updated this week
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Summer School Week 1 & 2 repo☆11Jul 1, 2022Updated 3 years ago
- Hardware transactions library for Amaranth☆21Feb 6, 2026Updated last week
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated last week
- Debug waveforms with GDB☆28Nov 12, 2025Updated 3 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Oct 5, 2025Updated 4 months ago
- design and verification of asynchronous circuits☆43Jan 18, 2026Updated 3 weeks ago
- VLSI placement and routing tool☆15Dec 20, 2025Updated last month
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Making cocotb testbenches that bit easier☆37Oct 26, 2025Updated 3 months ago
- Filelist generator☆20Feb 3, 2026Updated last week
- Coverview☆26Jan 29, 2026Updated 2 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆57Updated this week
- ☆14Apr 29, 2024Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆82Feb 2, 2026Updated last week
- LunaPnR is a place and router for integrated circuits☆47Updated this week
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆20Aug 10, 2023Updated 2 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 3 years ago
- ☆20Jun 23, 2024Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆115Updated this week
- System on Chip toolkit for Amaranth HDL☆100Jan 28, 2026Updated 2 weeks ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- Library of open source PDKs☆65Feb 3, 2026Updated last week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆147Updated this week
- ☆59Jul 11, 2025Updated 7 months ago
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 2 years ago
- Open-source PDK version manager☆39Nov 25, 2025Updated 2 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆26Feb 2, 2026Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆80Jan 28, 2026Updated 2 weeks ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Nov 16, 2023Updated 2 years ago