VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation debug
☆39Nov 6, 2025Updated 7 months ago
Alternatives and similar repositories for sv-pathfinder
Users that are interested in sv-pathfinder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Library of FPGA architectures☆33Apr 13, 2026Updated 2 months ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 10 months ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Debug waveforms with GDB☆33Nov 12, 2025Updated 7 months ago
- Python interface for cross-calling with HDL☆51Mar 14, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆27Jan 28, 2025Updated last year
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆41Updated this week
- Coverview☆32Jun 3, 2026Updated last week
- ☆13Jul 3, 2020Updated 5 years ago
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 3 months ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated last year
- Hardware transactions library for Amaranth☆27Jun 1, 2026Updated 2 weeks ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆208May 22, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Python package for generating HDL wrappers and top modules for HDL sources☆120Jun 8, 2026Updated last week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆124Jun 5, 2026Updated last week
- Native Rust implementation of the FST waveform format from GTKWave.☆14Jun 4, 2026Updated last week
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- Making cocotb testbenches that bit easier☆39Feb 28, 2026Updated 3 months ago
- Filelist generator☆21Jun 9, 2026Updated last week
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- design and verification of asynchronous circuits☆51Apr 26, 2026Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆105May 10, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- System on Chip toolkit for Amaranth HDL☆101May 23, 2026Updated 3 weeks ago
- VLSI placement and routing tool☆17Dec 20, 2025Updated 5 months ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 4 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated last month
- Parse FSDB waveform files☆22Apr 13, 2026Updated 2 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- SPI RAM Emulation on Pico☆41Jul 30, 2023Updated 2 years ago
- Control and status register code generator toolchain☆196May 5, 2026Updated last month
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Forth CPU J1 in SystemVerilog☆19Apr 29, 2017Updated 9 years ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆149Mar 29, 2026Updated 2 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆30Feb 2, 2026Updated 4 months ago
- An open-source HDL register code generator fast enough to run in real time.☆89May 17, 2026Updated 3 weeks ago
- ☆45Jun 3, 2026Updated last week
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆52Jul 21, 2022Updated 3 years ago