VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration
☆47Jul 25, 2026Updated this week
Alternatives and similar repositories for sv-pathfinder
Users that are interested in sv-pathfinder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- Waveform Viewer Extension for VScode☆348Updated this week
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 9 months ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆21Jun 14, 2026Updated last month
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆24Jun 29, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Debug waveforms with GDB☆33Nov 12, 2025Updated 8 months ago
- SystemVerilog (IEEE 1800-2017) Simulator☆64Updated this week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- Digital logic benchmark suite☆74Updated this week
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- An open-source HDL register code generator fast enough to run in real time.☆91Jul 6, 2026Updated 2 weeks ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated 11 months ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆61Jun 7, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Python package for generating HDL wrappers and top modules for HDL sources☆128Updated this week
- A hardware component library developed with ROHD.☆115Jul 1, 2026Updated 3 weeks ago
- Python interface for cross-calling with HDL☆51Mar 14, 2026Updated 4 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Sep 10, 2025Updated 10 months ago
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 5 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆68Aug 18, 2021Updated 4 years ago
- ☆37Updated this week
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆23Jun 19, 2026Updated last month
- Open source ISS and logic RISC-V 32 bit project☆62Jan 20, 2026Updated 6 months ago
- Making cocotb testbenches that bit easier☆40Feb 28, 2026Updated 4 months ago
- Репозиторий канала Verification For All☆15May 27, 2026Updated last month
- ☆19Updated this week
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆40Updated this week
- Library of FPGA architectures☆33Jul 20, 2026Updated last week
- This repo provide an index of VLSI content creators and their materials☆176Aug 21, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Native Rust implementation of the FST waveform format from GTKWave.☆14Jun 4, 2026Updated last month
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Jun 7, 2026Updated last month
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago