heyfey / sv-pathfinderLinks
VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation debug
☆29Updated 3 weeks ago
Alternatives and similar repositories for sv-pathfinder
Users that are interested in sv-pathfinder are comparing it to the libraries listed below
Sorting:
- Characterizer☆30Updated 2 weeks ago
- SpiceBind – spice inside HDL simulator☆56Updated 5 months ago
- Fabric generator and CAD tools graphical frontend☆17Updated 4 months ago
- Open-source PDK version manager☆31Updated last week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆33Updated 10 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated last week
- Summer School Week 1 & 2 repo☆11Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆48Updated 8 months ago
- Making cocotb testbenches that bit easier☆36Updated last month
- ☆43Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated last year
- UART cocotb module☆11Updated 4 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆11Updated 6 months ago
- SystemVerilog Linter based on pyslang☆31Updated 7 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆76Updated last week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 4 months ago
- ☆58Updated 8 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆19Updated 4 months ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Python interface for cross-calling with HDL☆44Updated this week
- A set of rules and recommendations for analog and digital circuit designers.☆29Updated last year
- IP Core Library - Published and maintained by the Open Source VHDL Group☆43Updated this week
- ☆10Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆30Updated last year
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆137Updated last week
- A compact, configurable RISC-V core☆12Updated 4 months ago
- A configurable SRAM generator☆57Updated 3 months ago