VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation debug
☆37Nov 6, 2025Updated 6 months ago
Alternatives and similar repositories for sv-pathfinder
Users that are interested in sv-pathfinder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Library of FPGA architectures☆32Apr 13, 2026Updated 3 weeks ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 9 months ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Debug waveforms with GDB☆30Nov 12, 2025Updated 5 months ago
- Python interface for cross-calling with HDL☆50Mar 14, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆27Jan 28, 2025Updated last year
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last month
- Coverview☆28Jan 29, 2026Updated 3 months ago
- ☆13Jul 3, 2020Updated 5 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 11 months ago
- Hardware transactions library for Amaranth☆26Apr 29, 2026Updated last week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆119Apr 27, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆199Apr 9, 2026Updated 3 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆73Updated this week
- Native Rust implementation of the FST waveform format from GTKWave.☆14Apr 13, 2026Updated 3 weeks ago
- Making cocotb testbenches that bit easier☆39Feb 28, 2026Updated 2 months ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- Filelist generator☆20Apr 23, 2026Updated 2 weeks ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- design and verification of asynchronous circuits☆50Apr 26, 2026Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆96Apr 10, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- System on Chip toolkit for Amaranth HDL☆100Mar 3, 2026Updated 2 months ago
- VLSI placement and routing tool☆17Dec 20, 2025Updated 4 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated last week
- Parse FSDB waveform files☆22Apr 13, 2026Updated 3 weeks ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- SPI RAM Emulation on Pico☆39Jul 30, 2023Updated 2 years ago
- Control and status register code generator toolchain☆192Apr 16, 2026Updated 3 weeks ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆147Mar 29, 2026Updated last month
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆29Feb 2, 2026Updated 3 months ago
- An open-source HDL register code generator fast enough to run in real time.☆88Apr 27, 2026Updated last week
- ☆43Apr 9, 2026Updated 3 weeks ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆52Jul 21, 2022Updated 3 years ago
- Simple UVM environment for experimenting with Verilator.☆38Apr 29, 2026Updated last week