esromneb / verilator-project-templateLinks
Template Verilator project for beginners
☆12Updated 2 years ago
Alternatives and similar repositories for verilator-project-template
Users that are interested in verilator-project-template are comparing it to the libraries listed below
Sorting:
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- assorted library of utility cores for amaranth HDL☆96Updated 11 months ago
- ☆45Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆24Updated this week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆87Updated 2 months ago
- Nitro USB FPGA core☆87Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆68Updated 5 months ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- ☆20Updated 3 years ago
- a USB2 highspeed device core, written in amaranth HDL☆50Updated 11 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated this week
- USB DFU bootloader gateware / firmware for FPGAs☆68Updated 10 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆30Updated 8 months ago
- ☆70Updated last year