esromneb / verilator-project-template
Template Verilator project for beginners
☆12Updated 2 years ago
Alternatives and similar repositories for verilator-project-template:
Users that are interested in verilator-project-template are comparing it to the libraries listed below
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- ☆20Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated 2 weeks ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆55Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆14Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆67Updated 8 months ago
- simple hyperram controller☆11Updated 6 years ago
- assorted library of utility cores for amaranth HDL☆86Updated 5 months ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- ☆45Updated 2 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 11 months ago
- Wishbone interconnect utilities☆38Updated last month
- Collection of projects for various FPGA development boards☆44Updated 10 months ago
- Everything needed for ulx3s FPGA☆14Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago