esromneb / verilator-project-templateLinks
Template Verilator project for beginners
☆12Updated 2 years ago
Alternatives and similar repositories for verilator-project-template
Users that are interested in verilator-project-template are comparing it to the libraries listed below
Sorting:
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- ☆20Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- FPGA Odysseus with ULX3S☆66Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆28Updated 5 months ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 2 weeks ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last month
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆99Updated last year
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Nitro USB FPGA core☆87Updated last year
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated this week
- USB DFU bootloader gateware / firmware for FPGAs☆67Updated 10 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- I want to learn [n]Migen.☆42Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- ☆15Updated 2 months ago
- PMOD boards for ULX3S☆45Updated last year
- A configurable USB 2.0 device core☆31Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- LiteX development baseboards arround the SQRL Acorn.☆68Updated 4 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated 3 weeks ago