esromneb / verilator-project-templateLinks
Template Verilator project for beginners
☆13Updated 2 years ago
Alternatives and similar repositories for verilator-project-template
Users that are interested in verilator-project-template are comparing it to the libraries listed below
Sorting:
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆30Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 9 months ago
- ☆20Updated 3 years ago
- Nitro USB FPGA core☆85Updated last year
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- ☆45Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- I want to learn [n]Migen.☆44Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- DVI video out example for prjtrellis☆17Updated 6 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆35Updated last week
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 5 months ago
- USB virtual model in C++ for Verilog☆32Updated last year
- IceCore Ice40 HX based modular core☆46Updated 4 years ago