esromneb / verilator-project-templateLinks
Template Verilator project for beginners
☆13Updated 3 years ago
Alternatives and similar repositories for verilator-project-template
Users that are interested in verilator-project-template are comparing it to the libraries listed below
Sorting:
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆100Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆28Updated 2 weeks ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆35Updated 11 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆65Updated 8 months ago
- Miscellaneous ULX3S examples (advanced)☆82Updated 7 months ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- ☆15Updated 8 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Updated this week
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 7 months ago
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆33Updated 4 years ago
- LiteX development baseboards arround the SQRL Acorn.☆73Updated 10 months ago
- ☆20Updated 3 years ago
- PMOD boards for ULX3S☆47Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- ☆45Updated 3 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- DVI video out example for prjtrellis☆17Updated 7 years ago
- Nitro USB FPGA core☆86Updated last year
- ☆12Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆61Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago