esromneb / verilator-project-template
Template Verilator project for beginners
☆12Updated last year
Related projects ⓘ
Alternatives and complementary repositories for verilator-project-template
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 8 months ago
- LiteX development baseboards arround the SQRL Acorn.☆57Updated 7 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆52Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- USB DFU bootloader gateware / firmware for FPGAs☆60Updated last month
- ☆20Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Portable HyperRAM controller☆48Updated last month
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- ☆43Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- PMOD boards for ULX3S☆40Updated last year
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- A padring generator for ASICs☆22Updated last year
- Misc iCE40 specific cores☆14Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- CRUVI Standard Specifications☆17Updated 6 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆22Updated 4 months ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆12Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆12Updated 7 months ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆37Updated 3 years ago