esromneb / verilator-project-templateLinks
Template Verilator project for beginners
☆13Updated 2 years ago
Alternatives and similar repositories for verilator-project-template
Users that are interested in verilator-project-template are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 3 months ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- PMOD boards for ULX3S☆45Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆25Updated last week
- Drop In USB CDC ACM core for iCE40 FPGA☆35Updated 4 years ago
- Nitro USB FPGA core☆87Updated last year
- I want to learn [n]Migen.☆42Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- ☆20Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆89Updated 2 months ago
- Portable HyperRAM controller☆59Updated 9 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated 3 weeks ago
- ☆45Updated 2 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆58Updated 4 years ago
- FPGA Odysseus with ULX3S☆67Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- ☆15Updated 4 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆69Updated 6 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Simplified environment for litex☆14Updated 4 years ago