esa-tu-darmstadt / SCAIE-V-2.0View external linksLinks
Scalable Interface for RISC-V ISA Extensions
☆23Updated this week
Alternatives and similar repositories for SCAIE-V-2.0
Users that are interested in SCAIE-V-2.0 are comparing it to the libraries listed below
Sorting:
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated last year
- Xtext project to parse CoreDSL files☆24Oct 17, 2025Updated 4 months ago
- ☆33Jan 7, 2025Updated last year
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆18Jan 29, 2021Updated 5 years ago
- ☆20May 8, 2025Updated 9 months ago
- ☆26Aug 28, 2024Updated last year
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆81Jan 28, 2026Updated 2 weeks ago
- Custom IC Design Platform☆46Updated this week
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated 2 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆174Updated this week
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆14Nov 11, 2025Updated 3 months ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Oct 5, 2025Updated 4 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆162Feb 11, 2025Updated last year
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Yet another Linux distro for RISC-V.☆13Dec 25, 2025Updated last month
- high abstraction synthesis☆14Apr 8, 2024Updated last year
- Codebase to simulate production code with NS3 using Docker Containers☆10Oct 10, 2019Updated 6 years ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated last month
- Module for LST retrieval from Landsat-8/TIRS imagery based on practical split-window algorithm + covariance-variance ratio (SWCVR) method☆11May 27, 2025Updated 8 months ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆45Sep 1, 2025Updated 5 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Jan 16, 2023Updated 3 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆10Feb 11, 2020Updated 6 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- CKLink_Lite☆11Oct 18, 2021Updated 4 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 4 years ago
- ☆22Feb 8, 2026Updated last week
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- Provide user-defined initialization semantics for arithmetic types.☆12Aug 26, 2018Updated 7 years ago