denishoornaert / Chisel3-Float-Type
Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)
☆12Updated 5 years ago
Alternatives and similar repositories for Chisel3-Float-Type:
Users that are interested in Chisel3-Float-Type are comparing it to the libraries listed below
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆11Updated 5 years ago
- ☆11Updated 11 months ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Switched SRAM-based Multi-ported RAM☆15Updated 3 months ago
- CNN accelerator☆27Updated 7 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 2 months ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- CNN Accelerator in Frequency Domain☆12Updated 4 years ago
- MIAOW2.0 FPGA implementable design☆12Updated 7 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆22Updated 5 years ago
- sram/rram/mram.. compiler☆30Updated last year
- Engineering Program on RTL Design for FPGA Accelerator☆27Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 7 months ago
- The template for VLSI project☆17Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆17Updated 11 years ago
- ☆24Updated 5 years ago
- Cross EDA Abstraction and Automation☆36Updated this week