denishoornaert / Chisel3-Float-Type
Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)
☆12Updated 5 years ago
Alternatives and similar repositories for Chisel3-Float-Type:
Users that are interested in Chisel3-Float-Type are comparing it to the libraries listed below
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 5 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆24Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆12Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- Pulp virtual platform☆23Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆25Updated 2 months ago
- sram/rram/mram.. compiler☆33Updated last year
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- NoC based MPSoC☆10Updated 10 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆20Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆26Updated 5 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆13Updated 4 years ago
- Network on Chip for MPSoC☆26Updated this week
- Ratatoskr NoC Simulator☆24Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆34Updated this week
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year