denishoornaert / Chisel3-Float-TypeLinks
Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)
☆12Updated 5 years ago
Alternatives and similar repositories for Chisel3-Float-Type
Users that are interested in Chisel3-Float-Type are comparing it to the libraries listed below
Sorting:
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- OpenCores54x DSP☆9Updated 11 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- SRAM Design using OpenSource Applications☆20Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated 3 weeks ago
- Chisel Things for OFDM☆32Updated 5 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- ☆26Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆27Updated 3 weeks ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Updated last year
- sram/rram/mram.. compiler☆37Updated last year
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- NoC based MPSoC☆11Updated 11 years ago
- Project repo for the POSH on-chip network generator☆48Updated 4 months ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆19Updated 12 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- CNN accelerator☆27Updated 8 years ago
- ☆12Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆34Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago