Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)
☆11Dec 16, 2019Updated 6 years ago
Alternatives and similar repositories for Chisel3-Float-Type
Users that are interested in Chisel3-Float-Type are comparing it to the libraries listed below
Sorting:
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Apr 6, 2020Updated 5 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- ☆13Apr 30, 2022Updated 3 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 6 years ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Nov 2, 2025Updated 4 months ago
- Sketches for DesignLab☆15Sep 10, 2017Updated 8 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 7 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Jul 4, 2019Updated 6 years ago
- general-cores☆21Jul 16, 2025Updated 7 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- Revision Control Labs and Materials☆25Jan 23, 2018Updated 8 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆12May 21, 2024Updated last year
- An automated HDC platform☆11Updated this week
- ☆21Jun 2, 2017Updated 8 years ago
- The template for VLSI project☆25May 10, 2019Updated 6 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆20Jun 20, 2022Updated 3 years ago
- 4 Bit CPU build in Logisim Evolution, with Compiler and IDE.☆31Nov 2, 2020Updated 5 years ago
- Custom kernel with activated all Exynos 7580 Octa cores for Samsung Galaxy A3 (2016)☆12Jun 27, 2017Updated 8 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- CNN accelerator☆29Jun 11, 2017Updated 8 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Mar 30, 2023Updated 2 years ago
- VHDL for basic floating-point operations.☆31Oct 2, 2018Updated 7 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆37Sep 25, 2019Updated 6 years ago
- High-performance Spiking Neural Networks Library Written From Scratch with C++ and Python Interfaces.☆28Oct 11, 2025Updated 4 months ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago