denishoornaert / Chisel3-Float-TypeLinks
Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)
☆11Updated 6 years ago
Alternatives and similar repositories for Chisel3-Float-Type
Users that are interested in Chisel3-Float-Type are comparing it to the libraries listed below
Sorting:
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆13Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 4 years ago
- The template for VLSI project☆24Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- Matrix Multiplication in Hardware☆16Updated 5 years ago
- ☆28Updated 6 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- NoC based MPSoC☆11Updated 11 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Updated 4 months ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- SRAM☆22Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- MIAOW2.0 FPGA implementable design☆12Updated 8 years ago
- CNN accelerator☆28Updated 8 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Updated 7 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Updated 5 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated last week
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 7 years ago