avikram2 / RISCVPipelinedProcessorLinks
Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-mapped L1 Data Cache, and a 4-way set-associative L2 Victim Cache with a fully-associative 8-entry Victim Buffer. Also has a tournament branch predictor (global and local predictors) and a set-associative BTB.
☆12Updated 2 years ago
Alternatives and similar repositories for RISCVPipelinedProcessor
Users that are interested in RISCVPipelinedProcessor are comparing it to the libraries listed below
Sorting:
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- ☆20Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆10Updated 4 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 4 months ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- ☆34Updated 6 years ago
- ☆25Updated 4 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- ☆29Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 10 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- ☆12Updated 9 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- ☆17Updated 10 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- EE577b-Course-Project☆17Updated 5 years ago
- ☆27Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 11 months ago