verification of simple axi-based cache
☆18May 14, 2019Updated 6 years ago
Alternatives and similar repositories for axi_cache
Users that are interested in axi_cache are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- ☆15Jun 27, 2024Updated last year
- Verification IP for I2C protocol☆51Sep 22, 2021Updated 4 years ago
- ☆14Feb 24, 2025Updated last year
- ☆18Apr 5, 2015Updated 10 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- ☆28May 11, 2021Updated 4 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Oct 8, 2019Updated 6 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 9 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆31Oct 9, 2020Updated 5 years ago
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- ☆13Apr 1, 2017Updated 8 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- UVM examples☆14May 1, 2015Updated 10 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- ☆21Mar 11, 2026Updated last week
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- ☆13May 5, 2023Updated 2 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 4 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- Various caches written in Verilog-HDL☆128Apr 24, 2015Updated 10 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 11 months ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Basic floating-point components for RISC-V processors☆68Dec 4, 2019Updated 6 years ago
- ☆19Oct 7, 2025Updated 5 months ago