loghall / axi_cache
verification of simple axi-based cache
☆18Updated 5 years ago
Alternatives and similar repositories for axi_cache:
Users that are interested in axi_cache are comparing it to the libraries listed below
- ☆19Updated 2 years ago
- CORE-V MCU UVM Environment and Test Bench☆20Updated 8 months ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- ☆25Updated 3 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆19Updated last month
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- ☆17Updated 9 years ago
- The memory model was leveraged from micron.☆22Updated 6 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- SoC Based on ARM Cortex-M3☆28Updated last week
- ☆21Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- ☆12Updated 9 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 6 years ago
- ☆14Updated 5 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆30Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- ☆25Updated 4 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- ☆16Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 4 years ago
- Maven Silicon Project☆17Updated 6 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆49Updated last year
- ☆31Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆25Updated 5 years ago