SKY130 SRAM macros generated by SRAM 22
☆19Aug 19, 2025Updated 6 months ago
Alternatives and similar repositories for sram22_sky130_macros
Users that are interested in sram22_sky130_macros are comparing it to the libraries listed below
Sorting:
- A configurable SRAM generator☆58Updated this week
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- RTL Design and Verification☆18Jan 4, 2021Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Updated this week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated last month
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆34Feb 14, 2024Updated 2 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆46Apr 9, 2025Updated 11 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- Analyze experimental data with Programming by Navigation☆17Updated this week
- Sparse Matrix Factorization (SMF) is a key component in many machine learning problems and there exist a verity a applications in real-w…☆11Jan 25, 2016Updated 10 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- The processingjs.org website☆29Jun 5, 2020Updated 5 years ago
- ☆11Dec 24, 2019Updated 6 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- ☆18Jul 12, 2024Updated last year
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 2 months ago
- VIOLIN worker/connection pool☆10Jul 13, 2024Updated last year
- Sparc emulator☆11May 19, 2018Updated 7 years ago
- ☆15Dec 9, 2025Updated 3 months ago
- Contents from Solaris 8 Source Foundation☆11Oct 11, 2021Updated 4 years ago
- A generic standalone EFI stub for DragonOS kernel, which based on the Linux EFI stub.☆12Apr 2, 2025Updated 11 months ago
- Waveform Generator☆11Jul 18, 2022Updated 3 years ago
- Header only c++ expression parsing library with AST building and GLSL shader generation☆20Jul 1, 2014Updated 11 years ago
- Alliance VLSI CAD Tools (LIP6)☆19Dec 11, 2025Updated 2 months ago
- C++/Tcl, a library that allows to easily integrate C++ and Tcl.☆12Apr 26, 2018Updated 7 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago