rahulk29 / sram22_sky130_macros
SKY130 SRAM macros generated by SRAM 22
☆9Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for sram22_sky130_macros
- ☆38Updated 2 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- ☆100Updated 4 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆32Updated 4 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- ☆36Updated 7 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆28Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆33Updated last year
- ☆18Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆151Updated 4 years ago
- ☆118Updated 3 years ago
- Introductory course into static timing analysis (STA).☆65Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆137Updated 3 weeks ago
- SRAM☆20Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- ☆52Updated last year
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- ☆39Updated 2 years ago
- ☆26Updated 5 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- A configurable SRAM generator☆40Updated this week
- ☆10Updated 4 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆64Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆32Updated 4 months ago
- ☆29Updated 2 months ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago