SKY130 SRAM macros generated by SRAM 22
☆22May 7, 2026Updated last month
Alternatives and similar repositories for sram22_sky130_macros
Users that are interested in sram22_sky130_macros are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A configurable SRAM generator☆64May 15, 2026Updated last month
- 21st century electronic design automation tools, written in Rust.☆37Jun 7, 2026Updated last week
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆322Mar 6, 2026Updated 3 months ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTL Design and Verification☆21Jan 4, 2021Updated 5 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated last month
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆15Dec 8, 2020Updated 5 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Apr 9, 2025Updated last year
- ☆16Jan 25, 2026Updated 4 months ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 10 months ago
- Analyze experimental data with Programming by Navigation☆17Jun 6, 2026Updated last week
- ☆39Jul 11, 2022Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆116May 27, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆62Jun 8, 2026Updated last week
- ☆15Dec 9, 2025Updated 6 months ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆15Jun 3, 2026Updated 2 weeks ago
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 5 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆37Apr 9, 2026Updated 2 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- Repo is used to store Doxygen documentation for BM drivers☆22Nov 26, 2025Updated 6 months ago
- General Purpose IO with APB4 interface☆16May 10, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- Implementation of hMETIS☆12Aug 2, 2022Updated 3 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆15Mar 12, 2023Updated 3 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆18Dec 1, 2023Updated 2 years ago
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated last year
- APB Timer Unit☆14Oct 30, 2025Updated 7 months ago
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- Primitives for SKY130 provided by SkyWater.☆41Mar 9, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆57Nov 16, 2023Updated 2 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.☆18Sep 23, 2020Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆18May 30, 2016Updated 10 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆49May 10, 2024Updated 2 years ago