rahulk29 / sram22_sky130_macrosLinks
SKY130 SRAM macros generated by SRAM 22
☆16Updated last week
Alternatives and similar repositories for sram22_sky130_macros
Users that are interested in sram22_sky130_macros are comparing it to the libraries listed below
Sorting:
- Open source process design kit for 28nm open process☆60Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A configurable SRAM generator☆53Updated last week
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆42Updated 3 years ago
- ☆44Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆74Updated 4 years ago
- sram/rram/mram.. compiler☆38Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆20Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated 3 weeks ago
- ☆29Updated this week
- ☆32Updated 7 months ago
- ☆49Updated 4 months ago
- ☆25Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆48Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- Introductory course into static timing analysis (STA).☆96Updated last month
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Library of open source Process Design Kits (PDKs)☆50Updated 2 weeks ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- SRAM☆22Updated 4 years ago
- An automatic clock gating utility☆50Updated 4 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆38Updated 2 months ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year