max6cn / verilogpluginLinks
Verilog Plugin for Intellij IDEA
☆10Updated 5 years ago
Alternatives and similar repositories for verilogplugin
Users that are interested in verilogplugin are comparing it to the libraries listed below
Sorting:
- A Z80 CPU implemented in Chisel.☆11Updated 5 years ago
- The home of the Chisel3 website☆21Updated last year
- ☆13Updated 4 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11Updated 2 years ago
- BFM Tester for Chisel HDL☆14Updated 4 years ago
- ☆10Updated 8 years ago
- Chisel Fixed-Point Arithmetic Library☆16Updated this week
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆92Updated last week
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Updated 8 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- HDMI core in Chisel HDL☆52Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 8 years ago
- mantle library☆44Updated 3 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- Magic VLSI Layout Tool☆21Updated 6 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Updated 2 years ago
- Digital Circuit rendering engine☆39Updated 4 months ago
- Chisel Things for OFDM☆32Updated 5 years ago
- SRAM Design using OpenSource Applications☆23Updated 4 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Updated 9 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Updated last month
- ☆20Updated 4 years ago
- Libre Silicon Compiler☆22Updated 4 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 7 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 5 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- ☆19Updated last year
- Block-diagram style digital logic visualizer☆23Updated 10 years ago