max6cn / verilogpluginLinks
Verilog Plugin for Intellij IDEA
☆10Updated 4 years ago
Alternatives and similar repositories for verilogplugin
Users that are interested in verilogplugin are comparing it to the libraries listed below
Sorting:
- A Z80 CPU implemented in Chisel.☆11Updated 5 years ago
- HDMI core in Chisel HDL☆51Updated last year
- ☆14Updated 4 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11Updated 2 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆14Updated 8 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆90Updated last week
- The home of the Chisel3 website☆21Updated last year
- ☆20Updated 4 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- ☆63Updated 6 years ago
- Block-diagram style digital logic visualizer☆23Updated 10 years ago
- Library of FPGA architectures☆26Updated 3 weeks ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- SRAM Design using OpenSource Applications☆23Updated 4 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- mantle library☆44Updated 2 years ago
- Space CACD☆12Updated 5 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- Docker Development Environment for SpinalHDL☆20Updated last year
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- Chisel Fixed-Point Arithmetic Library☆16Updated 9 months ago
- Chisel Things for OFDM☆32Updated 5 years ago
- ☆18Updated 3 weeks ago
- ☆23Updated 5 months ago
- Wishbone <-> AXI converters☆13Updated 10 years ago
- Chisel HDL example applications☆30Updated 3 years ago
- BSC Development Workstation (BDW)☆31Updated 11 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago