max6cn / verilogpluginLinks
Verilog Plugin for Intellij IDEA
☆10Updated 5 years ago
Alternatives and similar repositories for verilogplugin
Users that are interested in verilogplugin are comparing it to the libraries listed below
Sorting:
- The home of the Chisel3 website☆21Updated last year
- A Z80 CPU implemented in Chisel.☆11Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆14Updated 8 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- ☆10Updated 7 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆91Updated last week
- A soft multimedia/graphics processor prototype in Chisel 3☆11Updated 2 years ago
- ☆13Updated 4 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- HDMI core in Chisel HDL☆51Updated last year
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- mantle library☆44Updated 2 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- ☆20Updated 4 years ago
- Chisel Fixed-Point Arithmetic Library☆16Updated 9 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 8 years ago
- Block-diagram style digital logic visualizer☆23Updated 10 years ago
- Magic VLSI Layout Tool☆21Updated 6 years ago
- ☆18Updated last year
- Docker Development Environment for SpinalHDL☆20Updated last year
- Useful utilities for BAR projects☆32Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- nMigen examples for the ULX3S board☆12Updated 3 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago
- SRAM Design using OpenSource Applications☆23Updated 4 years ago
- ☆63Updated 6 years ago
- Wrapper for ETH Ariane Core☆21Updated 2 months ago
- Chisel HDL example applications☆30Updated 3 years ago
- Digital Circuit rendering engine☆39Updated 3 months ago